

XR16C850

2.97V TO 5.5V UART WITH 128-BYTE FIFO

AUGUST 2005 REV. 2.3.1

GENERAL DESCRIPTION

The XR16C850¹ (850) is a Universal Asynchronous Receiver and Transmitter (UART). This device supports Intel and PC mode data bus interface and is software compatible to industry standard 16C450, 16C550, ST16C580 and ST16C650A UARTs.

The 850 has 128 bytes of TX and RX FIFOs and is capable of operating up to a serial data rate of 2 Mbps. The internal registers include the 16C550 register set plus Exar's enhanced registers for additional features to support today's highly demanding data communication needs. The enhanced features include automatic hardware and software flow control, selectable TX and RX trigger levels, and wireless infrared (IrDA) encoder/decoder.

The XR16C850 is available in the 44 pin PLCC and 48 pin TQFP packages. They both provide the standard Intel Bus mode and PC ISA bus (PC) mode. The Intel Bus mode is compatible with the ST16C450 and ST16C550 while the PC mode allows connection to the PC ISA bus.

NOTE: 1 Covered by U.S. patent #5,649,122 and #5,949,787.

FEATURES

Added feature in devices with top mark date code of "F2 YYWW" and newer:

- 5 volt tolerant inputs
- 0 ns address hold time (T_{AH})
- 2.97 to 5.5 volt operation
- Pin to pin compatible to ST16C550, ST16C580, ST16C650A and TL16C750
- 128-byte Transmit and Receive FIFOs
- Transmit/Receive FIFO Counters
- Programmable TX/RX FIFQ Trigger Levels
- Automatic Hardware/Software Flow Control
- Auto RS-485 half duplex direction support
- Programmable Xon/Xoff characters
- Infrared (IrDA) TX and RX Encoder/Decoder
- Sleep Mode (100 uA stand-by)

APPLICATIONS

- Battery Operated Electronics
- Internet Appliances
- Handheld Terminal
- Personal Digital Assistants
- Cellular Phones DataPort
- Wireless Infrared Data Communications Systems

FIGURE 1. BLOCK DIAGRAM







FIGURE 2. PINOUTS IN INTEL BUS MODE AND PC MODE, TQFP AND PLCC PACKAGES





ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE	DEVICE STATUS
XR16C850CJ	44-Lead PLCC	0°C to +70°C	Active
XR16C850CM	48-Lead TQFP	0°C to +70°C	Active
XR16C850IJ	44-Lead PLCC	-40°C to +85°C	Active
XR16C850IM	48-Lead TQFP	-40°C to +85°C	Active

PIN DESCRIPTIONS

Note: Pin type: I=Input, O=Output, IO= Input/output, OD=Output Open Drain.

NAME	44-Pin PLCC	48-Pin TQFP	Түре	DESCRIPTION
INTEL BUS	Mode Int	ERFACE.	THE S	SEL PIN IS CONNECTED TO VCC
A2	29	26	I	Address data lines [2:0]. A2:A0 selects internal UART's configuration registers.
A1	30	27		
A0	31	28		CO The III
D0	2	43	I/O	Data bus lines [7:0] (bidirectional).
D1	3	44		All Mid N
D2	4	45		61, 97, 91,
D3	5	46		y insule
D4	6	47		(a) 10° (o)
D5	7	2		
D6	8	3		All do. o.
D7	9	4		100 Just pe
IOR#	24	19	ı	Data bus lines [7:0] (bidirectional). Input/Output Read (active low). The falling edge instigates an internal read cycle and retrieves the data byte from an internal register pointed by the address lines
			.cil	[A2:A0], places it on the data bus to allow the host processor to read it on the leading edge. Either an active IOR# or IOR is required to transfer data from 850 to CPU
		ò	J'e	during a read operation. If not used, connect this pin to VCC. Caution: SEE"FACTOR TEST MODE" ON PAGE 7.
IOR	25	20	119	nput/Output Read (active high). Same as IOR# but active high. Either an active OR# or IOR is required to transfer data from 850 to CPU during a read operation.
	1	No sta	0	If not used, connect this pin to GND. During PC Mode, this pin becomes A3. Caution: SEE"FACTORY TEST MODE" ON PAGE 7.
IOW#	20	16.1	I	Input/Output Write (active low). The falling edge instigates the internal write cycle and the rising edge transfers the data byte on the data bus to an internal register pointed by the address lines [A2:A0]. Either an active IOW# or IOW is required to transfer data from 850 to the Intel type CPU during a write operation. If not used, connect this pin to VCC. Caution: SEE"FACTORY TEST MODE" ON PAGE 7.
IOW	21	17	I	Input/Output Write (active high). The rising edge instigates the internal write cycle and the falling edge transfers the data byte on the data bus to an internal register pointed by the address lines [A2:A0]. Either an active IOW# or IOW is required to transfer data from 850 to the Intel type CPU during a write operation. During PC Mode, this pin becomes A8. If not used, connect this pin to GND. Caution: SEE"FACTORY TEST MODE" ON PAGE 7.



NAME	44-PIN PLCC	48-Pin TQFP	Түре	DESCRIPTION
CS0	14	9	I	Chip Select 0 input (active high). This input selects the XR16C850 device. If CS1 or CS2# is used as the chip select then this pin must be connected to VCC. During PC Mode, this pin becomes A5. Caution: SEE"FACTORY TEST MODE" ON PAGE 7.
CS1	15	10	I	Chip Select 1 input (active high). This input selects the XR16C850 device. If CS0 or CS2# is used as the chip select then this pin must be connected to VCC. During PC Mode, this pin becomes A6. Caution: SEE"FACTORY TEST MODE" ON PAGE 7.
CS2#	16	11	I	Chip Select 2 input (active low). This input selects the XR16C850 device. If CS0 or CS1 is used as the chip select then this pin must be connected to GND. During PC Mode, this pin becomes A7. Caution: SEE"FACTORY TEST NODE" ON PAGE 7.
INT	33	30	0	Interrupt Output. This output becomes active whenever the transmitter, receiver, line and/or modem status register has an active condition and is enabled by IER. See interrupt section for more details. During PC mode, this pin becomes IRQA.
RXRDY#	32	29	0	Receive Ready (active low). A logic 0 indicates receive data ready status, i.e. the RHR is full or the FIFO has one or more RX characters available for unloading. For details, see Table 2 . During PC Mode, this pin becomes IRQB.
TXRDY#	27	23	0	Transmit Ready (active low). Buffer ready status is indicated by a logic 0, i.e. at least one location is empty and available in the FIFO or THR. For details, see Table 2. During PC Mode, this pin becomes IRQC.
AS#	28	24	I	Address Strobe input (active low). In the Intel bus mode, the leading-edge transition of AS# latches the chip selects (CS0, CS1, CS2#) and the address lines A0, A1 and A2. This input is used when the address lines are not stable for the duration of a read or write operation. In devices with top mark date code of "F2 YYWW" and newer, the address bus is latched even if this input is not used. These devices feature a '0 ns' address hold time. See "AC Electrical Characteristics". If not required, this input can be permanently tied to GND. During PC Mode, this pin becomes AEN#.
D10 D11 D12		48 1 22	odu	High order data bus. When BUS8/16 is selected as 16 bit data bus mode (BUS8/16 is grounded), RX data errors (break, parity, framing) can be read via these pins. D10 = Parity, D11 = Framing, and D12 = Break. When BUS8/16 is selected as 8 bit data bus mode (BUS8/16 is at VCC), D10 and D11 are inactive and D12 becomes DDIS#. During PC Mode, D10 and D11 are inactive and D12 becomes LPT2#.
BUS8/16	-	25	to s	8 or 16 Bit Bus select. For normal 8 bit operation, this pin should be connected to VCC or left open. To select 16 bit bus mode, this pin should be connected to GND. When 16 bit bus mode is enabled, DDIS# becomes D12. 16 bit bus mode is not available for PC Mode. Only RX data error will be provided during this operation. This pin has an internal pull-up resistor.
CLKSEL	-	13	I	Clock Select. The div-by-1 or div-by-4 pre-scaleable clock is selected by this pin. The div-by-1 clock is selected when CLKSEL is connected to VCC or the div-by-4 is selected when CLKSEL is connected to GND. MCR bit-7 can override the state of this pin following reset or initialization (see MCR bit-7). This pin is not available on 40 and 44 pin packages which provide MCR bit-7 selection only. This pin has an internal pull-up resistor.
RCLK	10	5	I	This input is used as external 16X clock input to the receiver section. If not used, connect the -BAUDOUT pin to this input externally. During PC Mode, this pin becomes S2.



NAME	44-Pin PLCC	48-Pin TQFP	Түре	DESCRIPTION
BAUD- OUT#	17	12	0	Baud Rate Generator Output (active low). This pin provides the 16X clock of the selected data rate from the baud rate generator. The RCLK pin must be connected externally to BAUDOUT# when the receiver is operating at the same data rate. When the PC mode is selected, the baud rate generator clock output is internally connected to the RCLK input. This pin then functions as the printer port decode logic output (LPT1#), see Table 3.
DDIS#	26	22	0	Drive Disable Output. This pin goes to a logic 0 whenever the host CPU is reading data from the 850. It can control the direction of a data bus transceiver between the CPU and 850 or other logic functions. If 16 bit bus mode is selected, this pin becomes D12. During PC Mode, this pin becomes LPT2#.
OP2#	35	31	0	Output Port 2. General purpose output. During PC Mode, this pin becomes S3.
PC MODE IN	TERFACE	SIGNAL	s. Co	NNECT SEL PIN TO GND TO SELECT PC MODE.
A3	25	20	I	Address-3 Select Bit. This pin is used as the 4th address line to decode the COM1-4 and LPT ports. See Table 1 for details. During Intel Bus Mode, this pin becomes IOR.
A4	12	6	I	Address-4 Select Bit. This pin is used as the 5th address line to decode the COM1-4 and LPT ports. This pin has an internal $100 \text{k}\Omega$ pull-up resistor. This pin is not available on the 40-Pin PDIP package which operates in the Intel Bus Mode Only. See Table 1 for details. During Intel Bus Mode, this pin is inactive.
A5	14	9	I	Address-5 thru Address-8 Select Bit. These pins are used as the 6th thru 9th
A6	15	10		address lines to decode the COM1-4 and LPT ports. See Table 1 for details. Dur-
A7	16	11		ing Intel Bus Mode, A5 becomes CS0, A6 becomes CS1, A7 becomes CS2#, and
A8	21	17		A8 becomes IOW.O
A9	1	37	_	Address-9 Select Bit. This pin is used as the 10th address line to decode the COM1-4 and LPT ports. This pin has an internal $100k\Omega$ pull-up resistor. This pin is not available on the 40-Pin PDIP package which operates in the Intel Bus Mode Only. See Table 1 for details. During Intel Bus Mode, this pin is inactive.
AEN#	28	24	JU A	Address Enable input (active low). When AEN# transitions to logic 0, it decodes and validates COM 1-4 ports address per S1, S2 and S3 inputs. During Intel Bus Mode, this pin becomes AS#.
S1	23	210	TO TO	Select 1 to 3. These are the standard PC COM 1-4 ports and IRQ selection inputs.
S2	10	(5)	7	See Table 1 and Table 3 for details. The S1 pin has an internal 100kΩ pull-up
S3	35	0 310	alo (resistor. This pin is not available on the 40 pin PDIP packages which operates in the Intel Bus Mode Only. During Intel Bus Mode, S1 is inactive, S2 becomes RCLK, and S3 becomes OP2#.
IRQA	33	30	0	Interrupt Request A, B and C Outputs (active high, three-state). These are the
IRQB	32	29		interrupt outputs associated with COM 1-4 to be connected to the host data bus.
IRQC	27	23		See interrupt section for details. The Interrupt Requests A, B or C functions as IRQx to the PC bus. IRQx is enabled by setting MCR bit-3 to logic 1 and the desired interrupt(s) in the interrupt enable register (IER). During Intel Bus Mode, IRQA becomes INT, IRQB becomes RXRDY#, and IRQC becomes TXRDY#.
LPT1#	17	12	0	Line Printer Port-1 Decode Logic Output (active low). This pin functions as the PC standard LPT-1 printer port address decode logic output, see Table 1 . The baud rate generator clock output, BAUDOUT#, is internally connected to the RCLK input in the PC mode. During Intel Bus Mode, LPT1# becomes BAUDOUT#.



NAME	44-Pin PLCC	48-Pin TQFP	Түре	DESCRIPTION
LPT2#	26	22	0	Line Printer Port-2 Decode Logic Output (active low) - This pin functions as the PC standard LPT-2 printer port address decode logic output, see Table 1 . During Intel Bus Mode, LPT2# becomes DDIS#/D12.
MODEM OF	SERIA	L I/O IN	TERF	ACE
TX	13	8	0	Transmit Data or wireless infrared transmit data. This output is active low in normal standard serial interface operation (RS-232, RS-422 or RS-485) and active high in the infrared mode. Infrared mode can be enabled by connecting pin ENIR to VCC or through software selection after power up.
RX	11	7	_	Receive Data or wireless infrared receive data. Normal received data input idles at logic 1 condition and logic 0 in the infrared mode. The wireless infrared pulses are applied to the decoder. This input must be connected to its idle logic state in either normal, logic 1, or infrared mode, logic 0, else the receiver may report "receive break" and/or "error" condition(s).
RTS#	36	32	0	Request to Send or general purpose output (active low). This port may be used for automatic hardware flow control, see EFR bit-6, MCR bit-1, FCTR bits 0-1 and IER bit-6. RTS# output must be asserted before auto RTS flow control can start. If this pin is not needed for modem communication, then it can be used as a general I/O. If it is not used, leave it unconnected.
CTS#	40	38	_	Clear to Send or general purpose input (active low). If used for automatic hardware flow control, data transmission will be stopped when this pin is de-asserted and will resume when this pin is asserted again. See EFR bit-7, MCR bit-2 and IER bit-7. If this pin is not needed for modern communication, then it can be used as a general I/O. If it is not used, connect it to VCC.
DTR#	37	33	0	Data Terminal Ready or general purpose output (active low). If this pin is not needed for modem communication, then it can be used as a general I/O. If it is not used, leave it unconnected.
DSR#	41	39	_	Data Set Ready input or general purpose input (active low). If this pin is not needed for modern communication, then it can be used as a general I/O. If it is not used, connect it to VCC.
CD#	42	40	- 100	Carrier Detect input or general purpose input (active low). If this pin is not needed for modern communication, then it can be used as a general I/O. If it is not used, connect it to VCC.
RI#	43	41	- 8	Ring Indicator input or general purpose input (active low). If this pin is not needed for modem communication, then it can be used as a general I/O. If it is not used, connect it to VCC.
ANCILLAR'	Y SIGNA	ALS O	10	
XTAL1	18	14	7	Crystal or external clock input. See Figure 7 for typical oscillator connections. Caution: this input is not 5V tolerant.
XTAL2	19	15	0	Crystal or buffered clock output. See Figure 7 for typical oscillator connections.
SEL	34	36	I	PC Mode Select (active low). When this input is at logic 0, it enables the on-board chip select decode function according to PC ISA bus COM[4:1] and IRQ[4,3] port definitions. See Table 3 for details. This pin has an internal $100 \mathrm{k}\Omega$ pull-up resistor. This pin is not available on the 40 pin PDIP packages which operate in the Intel Bus Mode only.




NAME	44-Pin PLCC	48-Pin TQFP	Түре	DESCRIPTION
OP1#/ RS485	38	34	0	Output Port 1 (General purpose output) or RS-485 Direction Control Signal. RS-485 direction control can be selected when FCTR Bit-3 is set to "1". During data transmit cycle, RS485 pin is low. An inverter is usually required before connecting to RS-485 Transceiver.
RESET	39	35	I	Reset Input (active high). When it is asserted, the UART configuration registers are reset to default values, see Table 15 .
VCC	44	42	Pwr	Power supply input. All inputs are 5V tolerant except for XTAL1 for devices with top mark date code of "F2 YYWW" and newer. Devices with top mark date code of "EC YYWW" and older do not have 5V tolerant inputs.
GND	22	18	Pwr	Power supply common ground.

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.

Factory Test Mode

For devices with top mark date code of "EC YYWW" and older devices, please note that if IOR# (or IOR) and IOW# (or IOW) are both asserted simultaneously, the 850 will enter a Factory Test Mode. The most noticeable Factory Test Mode symptom is the continuous transmission of the same character on the TX pin. This usually happens during power-up or when another device in the design requires both signals to be asserted simultaneously (like an SDRAM). A solution to this would be to OR (AND if using active-high signals) the chip selects with the read and write signals to the XR16C850 as shown below:



For devices with top mark date code of "F2 YYWW" and higher devices, the solution for the Factory Test Mode given in the figure above has been incorporated into the UART. It will only enter Factory Test Mode when all three signals (chip select/read and write) are asserted simultaneously.



1.0 PRODUCT DESCRIPTION

The XR16C850 (850) provides serial asynchronous receive data synchronization, parallel-to-serial and serial-to-parallel data conversions for both the transmitter and receiver sections. These functions are necessary for converting the serial data stream into parallel data that is required with digital data systems. Synchronization for the serial data stream is accomplished by adding start and stops bits to the transmit data to form a data character (character orientated protocol). Data integrity is ensured by attaching a parity bit to the data character. The parity bit is checked by the receiver for any transmission bit errors. The electronic circuitry to provide all these functions is fairly complex especially when manufactured on a single integrated silicon chip. The XR16C850 represents such an integration with greatly enhanced features. The 850 is fabricated using an advanced CMOS process.

Enhanced Features

The 850 is an upward solution that provides 128 bytes of transmit and receive FIFO memory, instead of 32 bytes provided in the 16C650A, 16 bytes in the 16C550, or none in the 16C450. The 850 is designed to work with high speed modems and shared network environments, that require fast data processing time. Increased performance is realized in the 850 by the larger transmit and receive FIFOs. This allows the external processor to handle more networking tasks within a given time. For example, the ST16C550 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53 ms (This example uses a character length of 11 bits, including start/stop bits at 115.2Kbps). This means the external CPU will have to service the receive FIFO at 1.53 ms intervals. However with the 128 byte FIFO in the 850, the data buffer will not require unloading/loading for 12.2 ms. This increases the service interval giving the external CPU additional time for other applications and reducing the overall UART interrupt servicing time. In addition, the programmable FIFO trigger level interrupt and automatic hardware/software flow control is uniquely provided for maximum, data throughput performance. The combination of the above greatly reduces the bandwidth requirement of the external controlling CPU, increases performance, and reduces power consumption

The 850 provides a RS-485 half-duplex direction control signal, pin OP1#/RS485 to select the external transceiver direction. It automatically changes the state of the output pin for receive state after the last stop-bit of the last character has been shifted out of the TX shift register. Afterward, upon loading a TX data byte, it changes state of the output pin back for transmit state. The RS-485 direction control pin is not activated after reset. To activate the direction control function, the user has to set EFR Bit-4, and FCTR Bit-3 to "1". This pin (OP1#/RS485) is high for receive state, low for transmit state.

Data Bus Interface

Two data bus interfaces are available to the user. The PC mode allows direct interconnect to the PC ISA bus while the Intel Bus Mode operates similar to the standard CPU interface available on the 16C450/550/650A. When the PC mode is selected, the external logic circuitry required for PC COM port address decode and chip select is eliminated. These functions are provided internally in the 850.

Data Rate

The 850 is capable of operation up to 1.5 Mbps with a 24 MHz crystal or external clock input with a 16X sampling clock. However, it is possible to operate up to 2.25 Mbps with a 36 MHz external clock for devices with top mark date code of "F2 YYWW" and newer, and up to 2 Mbps with a 33 MHz external clock for devices with top mark date code of "EC YYWW" and older. With a crystal of 14.7456 MHz and through a software option, the user can select data rates up to 921.6 Kbps.

The rich feature set of the 850 is available through internal registers. Automatic hardware/software flow control, selectable transmit and receive FIFO trigger levels, selectable TX and RX baud rates, infrared encoder/decoder interface, modem interface controls, and a sleep mode are all standard features. In addition, there is a PC Mode that has two additional three state interrupt lines and one selectable open source interrupt output. The open source interrupt scheme allows multiple interrupts to be combined in a "WIRE-OR" operation, thus reducing the number of interrupt lines in larger systems. Following a power on reset or an external reset, the 850 is software compatible with previous generation of UARTs, 16C450 and 16C550 and 16C650A.



2.0 FUNCTIONAL DESCRIPTIONS

2.1 Host Data Bus Interface

The host interface is 8 data bits wide with 3 address lines and control signals to execute bus read and write transactions. The 850 supports 2 types of host interfaces: Intel and PC mode. The Intel bus interface is selected by connecting SEL to logic 1. When the SEL pin is set to a logic 1, the 850 interface is the same as industry standard 16C550. The Intel bus interconnections are shown in Figure 3. The special PC mode is selected when SEL is connected to logic 0. The PC mode interconnections are shown in Figure 4.





FIGURE 3. XR16C850 INTEL BUS INTERCONNECTIONS

FIGURE 4. XR16C850 PC MODE INTERCONNECTIONS






2.2 PC MODE

The PC mode interface includes an on-chip address decoder and interrupt selection function for the standard PC COM 1-4 ports addresses. The selection is made through three input signals: S1, S2 and S3. The selection summary is shown in Table 1. Although the on-chip address decoder was designed for PC applications ranging from 0x278 to 0x3FF, it can fit into an embedded applications by offsetting the address lines to the 850. An example is shown in Figure 5 where the UART is operating from 0x80F8 to 0x80FF address space. Operating in the PC mode eliminates external address decode components.

TABLE 1: PC MODE INTERFACE ON-CHIP ADDRESS DECODER AND INTERRUPT SELECTION.

SEL# INPUT	S3, S2, S1 INPUTS	A3-A9 ADDRESS LINES TO ON-CHIP DECODER	COM/LPT PORT SELECTION	IRQ OUTPUT SELECTION
0	0 0 0	0x3F8 - 0x3FF	COM-1	IRQB (for PC's IRQ4)
0	0 0 1	0x2F8 - 0x2FF	COM-2	IRQC (for PC's IRQ3)
0	0 1 0	0x3E8 - 0x3EF	COM-3	IRQB (for PC's IRQ4)
0	0 0 0	0x3F8 - 0x3FF	COM-4	IRQB (for PC's IRQ4)
0	1 0 0	0x2F8 - 0x2FF	COM-1	IRQA (for PC's IRQn
0	1 0 1	0x3E8 - 0x3EF	COM-2	IRQA (for PC's IRQn)
0	1 1 0	0x2E8 - 0x2EF	COM-3	IRQA (for PC's IRQn)
0	1 1 1	0x3F8 - 0x3FF	COM-4	IRQA (for PC's IRQn)
0	XXX	0x278 - 0x27F	OLPT-2	N/A
0	X X X	0x378 - 0x37F	८ एश-1	N/A

FIGURE 5. PC MODE INTERFACE IN AN EMBEDDED APPLICATION.





2.3 16-Bit Bus Interface

The 16-bit bus interface is only available on the 48 pin package. The 16-bit bus mode is enabled when the BUS8/16 pin is connected to GND. In this mode, the RX data errors can be read via the higher order data bus pins D10-D12. See Figure 6.




FIGURE 6. XR16C850 16-BIT BUS INTERFACE

2.4 5-Volt Tolerant Inputs

For devices that have top mark date code "F2 XYWW" and newer, the 850 can accept a voltage of up to 5.5V on any of its inputs (except XTAL1) when operating from 2.97V to 5.5V. XTAL1 is not 5 volt tolerant. Devices that have top mark date code "EC YYWW" and older do not have 5V tolerant inputs.

2.5 Device Reset

The RESET input resets the internal registers and the serial interface outputsto their default state (see Table 15). An active high pulse of longer than 40 ns duration will be required to activate the reset function in the device.

2.6 Device Identification and Revision

The XR16C850 provides a Device Identification code and a Device Revision code to distinguish the part from other devices and revisions. To read the identification code from the part, it is required to set the baud rate generator registers DLL and DLM both to 0x00. Now reading the content of the DLM will provide 0x10 for the XR16C850 and reading the content of DLL will provide the revision of the part; for example, a reading of 0x01 means revision A.



2.7 Internal Registers

The 850 has a set of enhanced registers for controlling, monitoring and data loading and unloading. The configuration register set is compatible to those already available in the standard 16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM), and a user accessible scractchpad register (SPR).

Beyond the general 16C550 features and capabilities, the 850 offers enhanced feature registers (EMSR, TRG, FC, FCTR, EFR, Xon/Xoff 1, Xon/Xoff 2) that provide automatic RTS and CTS hardware flow control, Xon/Xoff software flow control, automatic RS-485 half-duplex direction output enable/disable, FIFO trigger level control, and FIFO level counters. All the register functions are discussed in full detail later in "Section 3.0, UART INTERNAL REGISTERS" on page 25.

2.8 DMA Mode

The DMA Mode (a legacy term) in this document does not mean "Direct Memory Access" but refers to data block transfer operation. The DMA mode affects the state of the RXRDY# A/B and TXRDY# A/B output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR bit-3 = 0), the 850 activates the interrupt output pin for each data transmit or receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO in a block sequence determined by the programmed trigger level. In this mode the 850 sets the TXRDY# pin when the transmit FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes empty. The following table shows their behavior.

TABLE 2: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE

Pins	FCR BIT-0=0 (FIFO DISABLED)	FCR BIT-0=1 (FIFO ENABLED)				
		FCR Bit-3 = 0 (DMA Mode Disabled)	FCR Bit-3 = 1 (DMA Mode Enabled)			
RXRDY# A/B	0 = 1 byte. 1 = no data.	0 = at least 1 byte in FIFO 1 = FIFO empty	1 to 0 transition when FIFO reaches the trigger level, or timeout occurs. 0 to 1 transition when FIFO empties.			
TXRDY# A/B	0 = THR empty. 1 = byte in THR.	0 = FIFO empty. 21 = at least 1 byte in FIFO.	0 = FIFO has at least 1 empty location. 1 = FIFO is full.			

the latas in




2.9 Interrupts

The output function of interrupt outputs change according to the operating bus type. During the Intel Bus Mode, the INT output will always be active high and MCR bit-3 will have no effect on the INT output pin. In the PC Mode, the IRQ outputs are in three-state mode unless MCR bit-3 and S3 are both a logic 1. Table 3 summarizes its behavior in Intel and PC mode of operation.

Bus Mode	MCR Bit-3	S3 (PC Mode Only)	INTERRUPT OUTPUT (INT OR IRQ)
Intel	Х	Х	Active High
PC	0	0	Three-State
	0	1	Three-State
	1	0	Three-State
	1	1	Active High

TABLE 3: INTERRUPT OUTPUT FUNCTIONS

FIGURE 7. TYPICAL OSCILLATOR CONNECTIONS



2.10 Crystal Oscillator or External Clock

The 850 includes an on-chip oscillator (XTAL1 and XTAL2). The crystal oscillator provides the system clock to the Baud Rate Generators (BRG) in the UART. XTAL1 is the input to the oscillator or external clock buffer input with XTAL2 pin being the output. For programming details, see "Section 2.11, Programmable Baud Rate Generator" on page 14. To use the same clock for the receiver as used with the transmiter of the UART in the Intel bus mode, the BAUDCLK pin must be connected to the RCLK pin external to the UART.

The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant, fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100ppm frequency tolerance) connected externally between the XTAL1 and XTAL2 pins (see Figure 7). Alternatively, an external clock can be connected to the XTAL1 pin to clock the internal baud rate generator for standard or custom rates. Typically, the oscillator connections are shown in Figure 7. For further reading on oscillator circuit please see application note DAN108 on EXAR's web site.



2.11 Programmable Baud Rate Generator

The UART has its own Baud Rate Generator (BRG) with a prescaler for the transmitter. The prescaler is controlled by a software bit in the MCR register. The MCR register bit-7 sets the prescaler to divide the input crystal or external clock by 1 or 4. The clock output of the prescaler goes to the BRG. The BRG further divides this clock by a programmable divisor between 1 and (2¹⁶ -1) to obtain a 16X sampling clock of the serial data rate. The sampling clock is used by the transmitter for data bit shifting and receiver for data sampling. The BRG divisor (DLL and DLM registers) defaults to a random value upon power up or a reset. Therefore, the BRG must be programmed during initialization to the operating data rate.

Durina Initialization or Reset DLL and DLM Registers MCR Bit-7=0 Prescaler CLKSEL = VCC (default) Divide by 1 Crystal Sampling XTAL1 Baud Rate Osc/ Rate Clock to Generator XTAL2 Buffer Transmitter Logic Prescaler and Receiver CLKSEL = GND Divide by 4 MCR Bit-7=

FIGURE 8. BAUD RATE GENERATOR

Programming the Baud Rate Generator Registers DLM and DLD provides the capability of selecting the operating data rate. Table 4 shows the standard data rates available with a 14.7456 MHz crystal or external clock at 16X clock rate. When using a non-standard data rate crystal or external clock, the divisor value can be calculated for DLL/DLM with the following equation.

divisor (decimal) = (XTAL1 clock frequency / prescaler) / (serial data rate x 16)

DLM DLL Оитрит Data Rate OUTPUT Data Rate DIVISOR FOR 16x **DIVISOR FOR 16x** DATA RATE **PROGRAM PROGRAM** MCR Bit-7=1 MCR Bit-7=0 Clock (Decimal) Clock (HEX) ERROR (%) VALUE (HEX) VALUE (HEX) 100 400 2304 900 09 00 0 600 2400 180 01 80 0 384 1200 4800 192 C0 00 C₀ 0 2400 9600 60 00 60 0 96 4800 19.2k 48 30 00 30 0 9600 38.4k 24 18 00 18 0 0C 0C 19.2k 76.8k 12 00 0 38.4k 153.6k 6 06 00 06 0 57.6k 230.4k 4 04 00 04 0 115.2k 460.8k 2 02 00 02 0 230.4k 921.6k 1 01 00 01 0

TABLE 4: TYPICAL DATA RATES WITH A 14.7456 MHz CRYSTAL OR EXTERNAL CLOCK



2.12 Transmitter

The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 128 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X internal clock. A bit time is 16 clock periods. The transmitter sends the start-bit followed by the number of data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are reported in the Line Status Register (LSR bit-5 and bit-6).

2.12.1 Transmit Holding Register (THR) - Write Only

The transmit holding register is an 8-bit register providing a data interface to the host processor. The host writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits, parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input register to the transmit FIFO of 128 bytes when FIFO operation is enabled by FCR bit-0. Every time a write operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data location.

2.12.2 Transmitter Operation in non-FIFO Mode

The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.





FIGURE 9. TRANSMITTER OPERATION IN NON-FIFO MODE

2.12.3 Transmitter Operation in FIFO Mode

The host may fill the transmit RIFO with up to 128 bytes of transmit data. The THR empty flag (LSR bit-5) is set whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.



FIGURE 10. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE



2.13 Receiver

The receiver section contains an 8-bit Receive Shift Register (RSR) and 128 bytes of FIFO which includes a byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0.

2.13.1 Receive Holding Register (RHR) - Read-Only

The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the receive FIFO of 128 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data byte are immediately updated in the LSR bits 2-4.



FIGURE 11. RECEIVER OPERATION IN NON-FIFO MODE





FIGURE 12. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE



Note: Table-B selected as Trigger Table for Figure 12 (Table 10).



2.14 Auto RTS (Hardware) Flow Control

Automatic RTS hardware flow control is used to prevent data overrun to the local receiver FIFO. The RTS# output is used to request remote unit to suspend/resume data transmission. The auto RTS flow control features is enabled to fit specific application requirement (see Figure 13):

- Enable auto RTS flow control using EFR bit-6.
- The auto RTS function must be started by asserting RTS# output pin (MCR bit-1 to logic 1 after it is enabled).
- Enable RTS interrupt through IER bit-6 (after setting EFR bit-4). The UART issues an interrupt when the RTS# pin makes a transition from low to high: ISR bit-5 will be set to logic 1.

2.15 Auto RTS Hysteresis

The 850 has a new feature that provides flow control trigger hysteresis while it maintains compatibility to 16C650A and 16C550. With the Auto RTS function enabled, an interrupt is generated when the receive FIFO reaches the programmed RX trigger level. The RTS# pin will not be forced to a logic 1 (RTS off), until the receive FIFO reaches the upper limit of the hysteresis level. The RTS# pin will return to a logic 0 after the RX FIFO is unloaded to the lower limit of the hysteresis level. Under the above described conditions, the 850 will continue to accept data until the receive FIFO gets full. The Auto RTS function is unitiated when the RTS# output pin is asserted to a logic 0 (RTS On). For complete details, see Table 3.

TABLE 5: AUTO RTS HYSTERESIS

TRIGGER TABLE SELECTED (SEE TABLE 10)	FCTR Bit-1	FCTR Bit-0	TRIGGER LEVEL (CHARACTERS)	RTS Hysteresis (Characters)	INT PIN Activation	RTS# De-Asserted (Characters)	RTS# ASSERTED (CHARACTERS)
	0	0	1	6,70,70,	1	4	0
Trigger Table-A	0	0	4	1011 TO	4	8	1
Trigger Table-A	0	0	80	1112	8	14	4
	0	0	04 (0)	9	14	14	8
	0	0	0,80,0	-	8	16	0
Trigger Table-B	0	0,0	16	-	16	24	8
Trigger Table-D	0	0	240	-	24	28	16
	0	0	28	-	28	28	24
	So	0	8	-	8	16	0
Trigger Table-C	0	0	16	-	16	56	8
Trigger Table 0	0	Q	56	-	56	60	16
	0.	0	60	-	60	60	56
Trigger Table-D (Programmable)	0	1	N	±4	N	N + 4	N - 4
	1	0	N	±6	N	N + 6	N - 6
, , ,	1	1	N	±8	N	N + 8	N - 8




2.16 Auto CTS (Hardware) Flow Control

Automatic CTS flow control is used to prevent data overrun to the remote receiver FIFO. The CTS# input is monitored to suspend/restart the local transmitter. The auto CTS flow control feature is selected to fit specific application requirement (see Figure 13):

- Enable auto CTS flow control using EFR bit-7.
- Enable CTS interrupt through IER bit-7 (after setting EFR bit-4). The UART issues an interrupt when the CTS# pin is de-asserted (logic 1): ISR bit-5 will be set to 1, and UART will suspend transmission as soon as the stop bit of the character in process is shifted out. Transmission is resumed after the CTS# input is reasserted (logic 0), indicating more data may be sent.

FIGURE 13. AUTO RTS AND CTS FLOW CONTROL OPERATION



The local UART (UARTA) starts data transfer by asserting RTSA# (1). RTSA# is normally connected to CTSB# (2) of remote UART (UARTB). CTSB# allows its transmitter to send data (3). TXB data arrives and fills UARTA receive FIFO (4). When RXA data fills up to its receive FIFO trigger level, UARTA activates its RXA data ready interrupt (5) and continues to receive and put data into its FIFO. If interrupt service latency is long and data is not being unloaded, UARTA monitors its receive data fill level to match the upper threshold of RTS delay and de-assert RTSA# (6). CTSB# follows (7) and request UARTB transmitter to suspend data transfer. UARTB stops or finishes sending the data bits in its transmit shift register (8). When receive FIFO data in UARTA is unloaded to match the lower threshold of RTS delay (9), UARTA re-asserts RTSA# (10), CTSB# recognizes the change (11) and restarts its transmitter and data flow again until next receive FIFO trigger (12). This same event applies to the reverse direction when UARTA sends data to UARTB with RTSB# and CTSA# controlling the data flow.



2.17 Auto Xon/Xoff (Software) Flow Control

When software flow control is enabled (See Table 14), the 850 compares one or two sequential receive data characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the programmed values, the 850 will halt transmission (TX) as soon as the current character has completed transmission. When a match occurs, the Xoff (if enabled via IER bit-5) flag will be set and the interrupt output pin will be activated. Following a suspension due to a match of the Xoff character, the 850 will monitor the receive data stream for a match to the Xon-1,2 character. If a match is found, the 850 will resume operation and clear the flags (ISR bit-4).

Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0. Following reset the user can write any Xon/Xoff value desired for software flow control. Different conditions can be set to detect Xon/Xoff characters (See Table 14) and suspend/resume transmissions. When double 8-bit Xon/Xoff characters are selected, the 850 compares two consecutive receive characters with two software flow control 8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow control mechanisms, flow control characters are not placed (stacked) in the user accessible RX data buffer or FIFO.

In the event that the receive buffer is overfilling and flow control needs to be executed, the 850 automatically sends an Xoff message (when enabled) via the serial TX output to the remote modem. The 850 sends the Xoff-1,2 characters two-character-times (= time taken to send two characters at the programmed baud rate) after the receive FIFO crosses the programmed trigger level (for all trigger tables A-D). To clear this condition, the 850 will transmit the programmed Xon-1,2 characters as soon as receive FIFO is less than one trigger level below the programmed trigger level (for Trigger Tables A, B, and C) or when receive FIFO is less than the trigger level minus the hysteresis value (for Trigger Table D). This hysteresis value is the same as the Auto RTS Hysteresis value in Table 5. Table 6 below explains this when Trigger Table-B (See Table 10) is selected.

RX TRIGGER LEVEL	INT PIN ACTIVATION	XOFF CHARACTER(S) SENT (CHARACTERS IN RX FIFO)	XON CHARACTER(S) SENT (CHARACTERS IN RX FIFO)
8	8	11 6 84	0
16	16	0 16*	8
24	24	24*	16
28	28	28*	24

TABLE 6: AUTO XON/XOFF (SOFTWARE) FLOW CONTROL

2.18 Special Character Detect

A special character detect feature is provided to detect an 8-bit character when bit-5 is set in the Enhanced Feature Register (EFR). When this character (Xoff2) is detected, it will be placed in the FIFO along with normal incoming RX data.

The 850 compares each incoming receive character with Xoff-2 data. If a match exists, the received data will be transferred to FIFO and ISR bit-4 will be set to indicate detection of special character. Although the Internal Register Table shows Xon, Xoff Registers with eight bits of character information, the actual number of bits is dependent on the programmed word length. Line Control Register (LCR) bits 0-1 defines the number of character bits, i.e., either 5 bits, 6 bits, 7 bits, or 8 bits. The word length selected by LCR bits 0-1 also determines the number of bits that will be used for the special character comparison. Bit-0 in the Xon, Xoff Registers corresponds with the LSB bit for the receive character.

2.19 Auto RS485 Half-duplex Control

The auto RS485 half-duplex direction control changes the behavior of the transmitter when enabled by MCR bit-2. It de-asserts OP1#/RS485 output following the last stop bit of the last character that has been transmitted. This helps in turning around the transceiver to receive the remote station's response. When the host is ready to transmit next polling data packet again, it only has to load data bytes to the transmit FIFO. The transmitter automatically re-asserts OP1# output prior to sending the data. See Figure 14.

^{*} After the trigger level is reached, an xoff character is sent after a short span of time (= time required to send 2 characters); for example, after 2.083ms has elapsed for 9600 baud and 10-bit word length setting.




FIGURE 14. AUTO RS-485 HALF-DUPLEX CONTROL

2.20 Infrared Mode

The 850 UART includes the infrared encoder and decoder compatible to the IrDA (Infrared Data Association) version 1.0. The IrDA 1.0 standard that stipulates the infrared encoder sends out a 3/16 of a bit wide HIGH-pulse for each "0" bit in the transmit data stream. This signal encoding reduces the on-time of the infrared LED, hence reduces the power consumption. See Figure 10.

The infrared encoder and decoder are enabled by setting MCR register bit-6 to a '1'. When the infrared feature is enabled, the transmit data output, TX, idles at logic zero level. Likewise, the RX input assumes an idle level of logic zero from a reset and power up, see Figure 5.

Typically, the wireless infrared decoder receives the input pulse from the infrared sensing diode on the RX pin. Each time it senses a light pulse, it returns a logic 1 to the data bit stream. However, this is not true with some infrared modules on the market which indicate a logic 0 by a light pulse. So the 850 has a provision to invert the input polarity to accomodate this. In this case, the user can enable FCTR bit-2 to invert the incoming infrared RX signal.



Character Start Data Bits Stop 0 0 0 TX Data 0 Transmit IR Pulse (TX Pin) 1/2 Bit Time Bit Time 3/16 Bit Time-Receive IR Pulse (RX pin) Bit Time (FCTR bit-2 = 01/16 Clock Delay 0 0 RX Data Start IRdecoder-1 Receive IR Pulse (RX pin) Bit Time (FCTR bit-2 = 1 1/16 Clock Delay 0 0 0 0 Stop Data Bits Character IRdecoder-1

FIGURE 15. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING



2.21 Sleep Mode with Auto Wake-Up

The 850 supports low voltage system designs, hence, a sleep mode is included to reduce its power consumption when the chip is not actively used.

All of these conditions must be satisfied for the 850 to enter sleep mode:

- no interrupts pending for the 850 (ISR bit-0 = 1)
- sleep mode is enabled (IER bit-4 = 1)
- modem inputs are not toggling (MSR bits 0-3 = 0)
- RX input pin is idling at a logic 1

The 850 stops its crystal oscillator to conserve power in the sleep mode. User can check the XTAL2 pin for no clock output as an indication that the device has entered the sleep mode.


The 850 resumes normal operation by any of the following:

- a receive data start bit transition (logic 1 to 0)
- a data byte is loaded to the transmitter, THR or FIFO
- a change of logic state on any of the modem or general purpose serial inputs: CTS#, DSR#, CD#, RI#

If the 850 is awakened by any one of the above conditions, it will return to the sleep mode automatically after all interrupting conditions have been serviced and cleared. If the 850 is awakened by the modem inputs, a read to the MSR is required to reset the modem inputs. In any case, the sleep mode will not be entered while an interrupt is pending. The 850 will stay in the sleep mode of operation until it is disabled by setting IER bit-4 to a logic 0.

If the address lines, data bus lines, IOW#, IOR#, CSA#, CSB#, and modem input lines remain steady when the 850 is in sleep mode, the maximum current will be in the microamp range as specified in the DC Electrical Characteristics on page 42. If the input lines are floating or are toggling while the 850 is in sleep mode, the current can be up to 100 times more. If any of those signals are toggling or floating, then an external buffer would be required to keep the address, data and control lines steady to achieve the low current.

A word of caution: owing to the starting up delay of the crystal oscillator after waking up from sleep mode, the first few receive characters may be lost. Also, make sure the RX input is idling at logic 1 or "marking" condition during sleep mode. This may not occur when the external interface transceivers (RS-232, RS-485 or another type) are also put to sleep mode and cannot maintain the "marking" condition. To avoid this, the system design engineer can use a 47k ohm pull-up resistor on the RX input.





2.22 Internal Loopback

The 850 UART provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally. Figure 16 shows how the modem port signals are re-configured. Transmit data from the transmit shift register output is internally routed to the receive shift register input allowing the system to receive the same data that it was sending. The TX pin is held at logic 1 or mark condition while RTS# and DTR# are de-asserted, and CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held to a logic 1 during loopback test else upon exiting the loopback test the UART may detect and report a false "break" signal.

VCC Transmit Shift Register (THR/FIFO) MCR bit-4=1 Internal Data Bus Lines and Control Signals Receive Shift Register (RHR/FIFO) RTS# RTS# CTS# DTR# DSR# VCC-OP1# OP1# RI# RI# VCC-OP2# OP2# CD# CD#

FIGURE 16. INTERNAL LOOPBACK



3.0 UART INTERNAL REGISTERS

The 850 has a set of configuration registers selected by address lines A0, A1 and A2. The 16C550 compatible registers can be accessed when LCR[7] = 0 and the baud rate generator divisor registers can be accessed when LCR[7] = 1 and LCR \neq 0xBF. The enhanced registers are accessible only when LCR = 0xBF. The complete register set is shown on Table 7 and Table 8.

TABLE 7: XR16C850 UART INTERNAL REGISTERS

A2,A1,A0 ADDRESSES	REGISTER	READ/WRITE	COMMENTS
	16C550 COMPATIBLE REGIS	TERS	
0 0 0	RHR - Receive Holding Register THR - Transmit Holding Register	Read-only Write-only	LCR[7] = 0
0 0 0	DLL - Div Latch Low Byte	Read/Write	LCR[7] = 1, LCR ≠ 0xBF
0 0 1	DLM - Div Latch High Byte	Read/Write	/ LOR[7] = 1, LOR ≠ 0xBF
0 0 0	DREV - Device Revision Code	Read-only	DLL, DLM = 0x00,
0 0 1	DVID - Device Identification Code	Read-only	LCR[7] = 1, LCR ≠ 0xBF
0 0 1	IER - Interrupt Enable Register	Read/Write	
0 1 0	ISR - Interrupt Status Register FCR - FIFO Control Register	Read-only Write-only	LCR[7] = 0
0 1 1	LCR - Line Control Register	Read/Write	
1 0 0	MCR - Modem Control Register	Read/Write	
1 0 1	LSR - Line Status Register Reserved	Read-only Write-only	LCR[7] = 0
1 1 0	MSR - Modem Status Register	Read-only	
	Reserved	Write-only	
1 1 1	SPR - Scratch Pad Register	Read/Write	LCR[7] = 0, FCTR[6] = 0
1 1 1	FLVL_TX/RX FIFO Level Counter Register	Read-only	LCR[7] = 0, FCTR[6] = 1
1 1 1	EMSR - Enhanced Mode Select Register	Write-only	
	ENHANCED REGISTERS		
0 0 0	TRG -TX/RX FIFO Trigger Level Reg FC TX/RX FIFO Level Counter Register	Write-only Read-only	
0 0 1	FCTR - Feature Control Reg	Read/Write	
0 1 0	EFR - Enhanced Function Reg	Read/Write	
1 0 0	Xon-1 - Xon Character 1	Read/Write	LCR = 0xBF
1 0 1	Xon-2 - Xon Character 2	Read/Write	
1 1 0	Xoff-1 - Xoff Character 1	Read/Write	
1 1 1	Xoff-2 - Xoff Character 2	Read/Write	



TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1

ADDRESS A2-A0	REG NAME	READ/ WRITE	Віт-7	Віт-6	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	COMMENT
16C550 Compatible Registers											
000	RHR	RD	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
000	THR	WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
0 0 1	IER	RD/WR	0/ CTS# Int. Enable	0/ RTS# Int. Enable	0/ Xoff Int Enable	0/ Sleep Mode Enable	Modem Status Int. Enable	RXLine Status- Int. Enable	TX Empty Int. Enable	RX Data Int. Enable	
010	ISR	RD	FIFOs Enabled	FIFOs Enabled	0/ INT Source Bit-5	0/ INT Source Bit-4	INT Source Bit-3	INT Source Bit-2	INT Source Bit-1	INT Source Bit-0	LCR[7] = 0
010	FCR	WR	RXFIFO Trigger	RXFIFO Trigger	0/ TXFIFO Trigger	0/ TXFIFO Trigger	DMA Mode Enable	TX FIFO Reset	RX FIFO Reset	FIFOs Enable	
011	LCR	RD/WR	Divisor Enable	Set TX Break	Set Parity	Even Parity	Parity Enable	Stop Bits	Word Length Bit-1	Word Length Bit-0	
100	MCR	RD/WR	0/ BRG Pres- caler	0/ IR Mode ENable	XonAny	Internal Lopback Enable	OP2#/ INT Output Enable	OP1#/ Auto RS485 Output	RTS# Output Control	DTR# Output Control	
101	LSR	RD	RX FIFO Global Error	THR & TSR Empty	THR Empty	RX Break	RX Framing Error	RX Parity Error	RX Over- run Error	RX Data Ready	LCR[7] = 0
110	MSR	RD 0	CD# Input	RI# Input	DSR# Input	CTS# Input	Delta CD#	Delta RI#	Delta DSR#	Delta CTS#	
111	SPR	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR[7] = 0 FCTR[6]=0
111	EMSR	WR	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	Rsvd	RX/TX FIFO Count	RX/TX FIFO Count	LCR[7] = 0 FCTR[6]=1
111	FLVL	RD	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
				Bau	d Rate Ge	enerator D	ivisor				
000	DLL	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR[7] = 1
0 0 1	DLM	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR ≠ 0xBF

26



TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1

ADDRESS A2-A0	REG NAME	READ/ WRITE	Віт-7	Віт-6	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	Соммент
000	DREV	RD	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	LCR[7] = 1
0 0 1	DVID	RD	0	0	0	1	0	0	0	0	LCR≠0xBF DLL=0x00 DLM=0x00
				•	Enhance	d Registe	rs				•
0 0 0	TRG	WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
0 0 0	FC	RD	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
001	FCTR	RD/WR	RX/TX Mode	SCPAD Swap	Trig Table Bit-1	Trig Table Bit-0	Auto RS485 Direction Control	RX IR Input Inv.	Auto RTS Hyst Bit-1	Auto RTS Hyst Bit-0	
010	EFR	RD/WR	Auto CTS Enable	Auto RTS Enable	Special Char Select	Enable IER [7:4], ISR [5:4], FCR[5:4], MCR[7:5]	Flow	Soft- ware Flow Cntl Bit-2	Soft- ware Flow Cntl Bit-1	Soft- ware Flow Cntl Bit-0	LCR=0xBF
100	XON1	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
1 0 1	XON2	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
110	XOFF1	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	
111	XOFF2	RD/WR	Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0	

4.0 INTERNAL REGISTER DESCRIPTIONS

4.1 Receive Holding Register (RHR) - Read- Only

SEE"RECEIVER" ON PAGE 16

4.2 Transmit Holding Register (THR) - Write-Only

SEE"TRANSMITTER" ON PAGE 15.

4.3 Interrupt Enable Register (IER) - Read/Write

The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR).

4.3.1 IER versus Receive FIFO Interrupt Mode Operation

When the receive FIFO (FCR BIT-0 = 1) and receive interrupts (IER BIT-0 = 1) are enabled, the RHR interrupts (see ISR bits 2 and 3) status will reflect the following:

- **A.** The receive data available interrupts are issued to the host when the FIFO has reached the programmed trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
- **B.** FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
- **C.** The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receive FIFO. It is reset when the FIFO is empty.



4.3.2 IER versus Receive/Transmit FIFO Polled Mode Operation

When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the XR16C850 in the FIFO polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can be used in the polled mode by selecting respective transmit or receive control bit(s).

- A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
- B. LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
- C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
- **D.** LSR BIT-5 indicates THR is empty.
- E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
- F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.

IER[0]: RHR Interrupt Enable

The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when the receive FIFO has reached the programmed trigger level in the FIFO mode.

- Logic 0 = Disable the receive data ready interrupt (default).
- Logic 1 = Enable the receiver data ready interrupt.

IER[1]: THR Interrupt Enable

This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty in the non-FIFO mode or when data in the FIFO falls below the programmed trigger level in the FIFO mode. If the THR is empty when this bit is enabled, an interrupt will be generated. Reading ISR will clear this interrupt. It is not necessary to disable this interrupt by setting IER bit-1 = 0. The UART will automatically issue this interrupt again when more data is loaded into the FIFO and the FIFO level drops below the trigger level and/or it becomes empty.

- Logic 0 = Disable Transmit Ready interrupt (default).
- Logic 1 = Enable Transmit Ready interrupt.

IER[2]: Receive Line Status Interrupt Enable

If any of the LSR register bits 1, 2, 3 or 4 is a logic 1 it will generate an interrupt to inform the host controller about the error status of the current data byte in FIFO. LSR bit-1 generates an interrupt immediately when the character has been received. LSR bits 2-4 generate an interrupt when the character with errors is read out of the FIFO.

- Logic 0 = Disable the receiver line status interrupt (default).
- Logic 1 = Enable the receiver line status interrupt.

IER[3]: Modem Status Interrupt Enable

- Logic 0 = Disable the modern status register interrupt (default).
- Logic 1 = Enable the modem status register interrupt.

IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)

- Logic 0 = Disable Sleep Mode (default).
- Logic 1 = Enable Sleep Mode. See Sleep Mode section for further details.

IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
- Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for details.



IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the RTS# interrupt (default).
- Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition from low to high.

IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the CTS# interrupt (default).
- Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from low to high.

4.4 Interrupt Status Register (ISR) - Read-Only

The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt Source Table, Table 9, shows the data values (bits 0-5) for the interrupt priority levels and the interrupt sources associated with each of these interrupt levels.

4.4.1 Interrupt Generation:

- LSR is by any of the LSR bits 1, 2, 3 and 4.
- RXRDY is by RX trigger level.
- RXRDY Time-out is by a 4-char plus 12 bits delay time.
- TXRDY is by TX trigger level or TX FIFO empty (or transmitter empty in auto RS-485 control).
- MSR is by any of the MSR bits 0, 1, 2 and 3.
- Receive Xoff/Special character is by detection of a Xoff or Special character.
- CTS# is when its transmitter toggles the input pin (from low to high) during auto CTS flow control enabled by EFR bit-7.
- RTS# is when its receiver toggles the output pin (from low to high) during auto RTS flow control enabled by EFR bit-6.

4.4.2 Interrupt Clearing:

- LSR interrupt is cleared by a read to the LSR register (but flags and tags not cleared until character(s) that generated the interrupt(s) has been emptied or cleared from FIFO).
- RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
- RXRDY Time-out interrupt is cleared by reading RHR until empty.
- TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
- MSR interrupt is cleared by a read to the MSR register.
- Xoff interrupt is cleared by a read to ISR or when Xon character(s) is received.
- Special character interrupt is cleared by a read to ISR or after the next character is received.
- RTS# and CTS# flow control interrupts are cleared by a read to the MSR register.



TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL

PRIORITY		ISI	R REGISTI	ER STATU	s В ітѕ	Source of interrupt	
LEVEL	Віт-5	Віт-4	Віт-3	Віт-2	Віт-1	Віт-0	
1	0	0	0	1	1	0	LSR (Receiver Line Status Register)
2	0	0	1	1	0	0	RXRDY (Receive Data Time-out)
3	0	0	0	1	0	0	RXRDY (Received Data Ready)
4	0	0	0	0	1	0	TXRDY (Transmit Ready)
5	0	0	0	0	0	0	MSR (Modern Status Register)
6	0	1	0	0	0	0	RXRDY (Received Xoff or Special character)
7	1	0	0	0	0	0	CTS#, RTS# change of state
-	0	0	0	0	0	1	None (default)

ISR[0]: Interrupt Status

- Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.
- Logic 1 = No interrupt pending (default condition).

ISR[5:1]: Interrupt Status

These bits indicate the source for a pending interrupt at interrupt priority levels (See Table 9). See "Section 4.4.1, Interrupt Generation:" on page 29 and "Section 4.2, Interrupt Clearing:" on page 29 for details.

ISR[7:6]: FIFO Enable Status

These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are enabled.

4.5 FIFO Control Register (FCR) - Write-Only

This register is used to enable the FIFOs, clear the FIFOs, set the transmit/receive FIFO trigger levels, and select the DMA mode. The DMA, and FIFO modes are defined as follows:

FCR[0]: TX and RX FIFO Enable

- Logic 0 = Disable the transmit and receive FIFO (default).
- Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are written or they will not be programmed.

FCR[1]: RX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No receive FIFO reset (default).
- Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[2]: TX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No transmit FIFO reset (default).
- Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[3]: DMA Mode Select

Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.

- Logic 0 = Normal Operation (default).
- Logic 1 = DMA Mode.

FCR[5:4]: Transmit FIFO Trigger Select

(logic 0 = default, TX trigger level = 1)

These 2 bits set the trigger level for the transmit FIFO. The UART will issue a transmit interrupt when the number of characters in the FIFO falls below the selected trigger level, or when it gets empty in case that the FIFO did not get filled over the trigger level on last re-load. Table 19 below shows the selections. EFR bit-4 must be set to '1' before these bits can be accessed.

FCR[7:6]: Receive FIFO Trigger Select

(logic 0 = default, RX trigger level =1)

These 2 bits her the number actions. The product are may of may not be interested to the product of the product are may of may not be interested to the product of the prod The FCTR Bits 5-4 are associated with these 2 bits. These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when the number of the characters in the FIFO crosses the trigger level. Table 10 shows the complete selections.



TABLE 10: TRANSMIT AND RECEIVE FIFO TRIGGER TABLE AND LEVEL SELECTION

Trigger Table	FCTR Bit-5	FCTR Bit-4	FCR Bit-7	FCR Bit-6	FCR Bit-5	FCR BIT-4	RECEIVE TRIGGER LEVEL	Transmit Trigger Level	COMPATIBILITY
Table-A	0	0	0 0 1 1	0 1 0 1	0	0	1 (default) 4 8 14	1 (default)	16C550, 16C2550, 16C2552, 16C554, 16C580
Table-B	0	1	0 0 1 1	0 1 0 1	0 0 1 1	0 1 0 1	8 16(1) 24 128	16 8 24 30	16C650A
Table-C	1	0	0 0 1 1	0 1 0	0 0 1 1	o 1 original	Manuletill Manuletill 8 16 56 60	8 16 32 56	16C654
Table-D	1	1	X	or or	0 70	X	Programmable via TRG register. FCTR[7] = 0.	Programmable via TRG register. FCTR[7] = 1.	16L2752, 16L2750, 16C2852, 16C854, 16C864

4.6 Line Control Register (LCR) - Read/Write

The Line Control Register is used to specify the asynchronous data communication format. The word or character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this register.

LCR[1:0]: TX and RX Word Length Select

These two bits specify the word length to be transmitted or received.

BIT-1	BIT-0	Word Length			
0	0	5 (default)			
0	1	6			
1	0	7			
1	1	8			

LCR[2]: TX and RX Stop-bit Length Select

The length of stop bit is specified by this bit in conjunction with the programmed word length.

BIT-2	WORD LENGTH	STOP BIT LENGTH (BIT TIME(S))				
0	5,6,7,8	1 (default)				
1	5	1-1/2				
1	6,7,8	2				

LCR[3]: TX and RX Parity Select

Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data integrity check. See Table 11 for parity selection summary below.

- Logic 0 = No parity.
- Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the data character received.

LCR[4]: TX and RX Parity Select

If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.

- Logic 0 = ODD Parity is generated by forcing an odd number of logic 1's in the transmitted character. The receiver must be programmed to check the same format (default)
- Logic 1 = EVEN Parity is generated by forcing an even number of logic 1's in the transmitted character. The
 receiver must be programmed to check the same format.

LCR[5]: TX and RX Parity Select

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

- LCR[5] = logic 0, parity is not forced (default).
- LCR[5] = logic 1 and LCR[4] = logic 0 parity bit is forced to a logical 1 for the transmit and receive data.
- LCR[5] = logic 1 and LCR[4] = logic 1, parity bit is forced to a logical 0 for the transmit and receive data.

CR BIT-5 LCR BIT-4 LCR BIT-3 **PARITY SELECTION** Χ No parity 0 0 1 Odd parity 1 1 Even parity 0 1 Force parity to mark, 1 Forced parity to 1 1 space, "0"

TABLE 11: PARITY SELECTION

LCR[6]: Transmit Break Enable

When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a "space', logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.

- Logic 0 = No TX break condition (default).
- Logic 1 = Forces the transmitter output (TX) to a "space", logic 0, for alerting the remote receiver of a line break condition.



LCR[7]: Baud Rate Divisors Enable

Baud rate generator divisor (DLL/DLM) enable.

- Logic 0 = Data registers are selected (default).
- Logic 1 = Divisor latch registers are selected.

Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write

The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.

MCR[0]: DTR# Output

The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force DTR# output to a logic 1 (default).
- Logic 1 = Force DTR# output to a logic 0.

MCR[1]: RTS# Output

The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by EFR bit-6. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force RTS# output to a logic 1 (default).
- Logic 1 = Force RTS# output to a logic 0.

MCR[2]: OP1# Output/Auto RS485 Control

OP1# is a general purpose output. If Auto RS-485 mode is enabled, this works as the half-duplex direction control output. See ECTP[2] for more details control output. See FCTR[3] for more details.

- Logic 0 = OP1# output is at logic 1.
- Logic 1 = OP1# output is at logic 0.

MCR[3]: OP2# or IRQn Enable during PC Mode

OP2# is a general purpose output available during the Intel bus interface mode of operation. In the PC bus mode, this bit enables the IRQn operation. See PC Mode section and IRQn pin description. The OP2# output is not available in the PC Mode.

During Intel Bus Mode Operation:

- Logic 0 = Sets OP2# output to a logic 1 (default)
- Logic 1 = Sets OP2# output to a logic 0.

During PC Mode Operation:

See Table 3 for more details

MCR[4]: Internal Loopback Enable

- Logic 0 = Disable loopback mode (default).
- Logic 1 = Enable local loopback mode, see loopback section and Figure 16.

MCR[5]: Xon-Any Enable

- Logic 0 = Disable Xon-Any function (for 16C550 compatibility, default).
- Logic 1 = Enable Xon-Any function. In this mode, any RX character received will resume transmit operation. The RX character will be loaded into the RX FIFO, unless the RX character is an Xon or Xoff character and the 850 is programmed to use the Xon/Xoff flow control.

MCR[6]: Infrared Encoder/Decoder Enable

- Logic 0 = Enable the standard modem receive and transmit input/output interface (default).
- Logic 1 = Enable infrared IrDA receive and transmit inputs/outputs. The TX/RX output/input are routed to the infrared encoder/decoder. The data input and output levels conform to the IrDA infrared interface requirement. While in this mode, the infrared TX output will be a logic 0 during idle data conditions.



MCR[7]: Clock Prescaler Select

This bit overrides the CLKSEL pin selection available on the 48 and 52 pin packages. See Figure 8.

- Logic 0 = Divide by one. The input clock from the crystal or external clock is fed directly to the Programmable Baud Rate Generator without further modification, i.e., divide by one (default).
- Logic 1 = Divide by four. The prescaler divides the input clock from the crystal or external clock by four and feeds it to the Programmable Baud Rate Generator, hence, data rates become one fourth.

4.8 Line Status Register (LSR) - Read Only

This register provides the status of data transfers between the UART and the host. If IER bit-2 is set to a logic 1, an LSR interrupt will be generated immediately when any character in the RX FIFO has an error (parity, framing, overrun, break).

LSR[0]: Receive Data Ready Indicator

- Logic 0 = No data in receive holding register or FIFO (default).
- Logic 1 = Data has been received and is saved in the receive holding register or FIFO.

LSR[1]: Receiver Overrun Error Flag

- Logic 0 = No overrun error (default).
- Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens
 when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register
 is overwritten. Note that under this condition the data byte in the receive shift register is not transferred into
 the FIFO, therefore the data in the FIFO is not corrupted by the error. If IER bit-2 is set, an interrupt will be
 generated immediately.

LSR[2]: Receive Data Parity Error Tag

- Logic 0 = No parity error (default).
- Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect.

 This error is associated with the character available for reading in RHR.

LSR[3]: Receive Data Framing Error Tag

- Logic 0 = No framing error (default).
- Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with the character available for reading in RHR.

LSR[4]: Receive Break Error Tago

- Logic 0 = No break condition (default)
- Logic 1 = The receiver received a break signal (RX was a logic 0 for at least one character frame time). In the FIFO mode, only one break character is loaded into the FIFO. The break indication remains until the RX input returns to the idle condition, "mark" or logic 1.

LSR[5]: Transmit Holding Register Empty Flag

This bit is the Transmit Holding Register Empty indicator. The THR bit is set to a logic 1 when the last data byte is transferred from the transmit holding register to the transmit shift register. The bit is reset to logic 0 concurrently with the data loading to the transmit holding register by the host. In the FIFO mode this bit is set when the transmit FIFO is empty, it is cleared when the transmit FIFO contains at least 1 byte.

LSR[6]: THR and TSR Empty Flag

This bit is set to a logic 1 whenever the transmitter goes idle. It is set to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to a logic 1 whenever the transmit FIFO and transmit shift register are both empty.



LSR[7]: Receive FIFO Data Error Flag

- Logic 0 = No FIFO error (default).
- Logic 1 = A global indicator for the sum of all error bits in the RX FIFO. At least one parity error, framing error
 or break indication is in the FIFO data. This bit clears when there is no more error(s) in any of the bytes in the
 RX FIFO.

4.9 Modem Status Register (MSR) - Read Only

This register provides the current state of the modem interface input signals. Lower four bits of this register are used to indicate the changed information. These bits are set to a logic 1 whenever a signal from the modem changes state. These bits may be used for general purpose inputs when they are not used with modem signals.

MSR[0]: Delta CTS# Input Flag

- Logic 0 = No change on CTS# input (default).
- Logic 1 = The CTS# input has changed state since the last time it was monitored. A modern status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[1]: Delta DSR# Input Flag

- Logic 0 = No change on DSR# input (default).
- Logic 1 = The DSR# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[2]: Delta RI# Input Flag

- Logic 0 = No change on RI# input (default).
- Logic 1 = The RI# input has changed from a logic 0 to a logic 1, ending of the ringing signal. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[3]: Delta CD# Input Flag

- Logic 0 = No change on CD# input (default).
- Logic 1 = Indicates that the CD# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[4]: CTS Input Status

CTS# pin may function as automatic hardware flow control signal input if it is enabled and selected by Auto CTS (EFR bit-7). Auto CTS flow control allows starting and stopping of local data transmissions based on the modem CTS# signal. A logic 1 on the CTS# pin will stop UART transmitter as soon as the current character has finished transmission, and a logic 0 will resume data transmission. Normally MSR bit-4 bit is the compliment of the CTS# input. However in the loopback mode, this bit is equivalent to the RTS# bit in the MCR register. The CTS# input may be used as a general purpose input when the modem interface is not used.

MSR[5]: DSR Input Status

DSR# (active high, logical 1). Normally this bit is the compliment of the DSR# input. In the loopback mode, this bit is equivalent to the DTR# bit in the MCR register. The DSR# input may be used as a general purpose input when the modem interface is not used.

MSR[6]: RI Input Status

RI# (active high, logical 1). Normally this bit is the compliment of the RI# input. In the loopback mode this bit is equivalent to bit-2 in the MCR register. The RI# input may be used as a general purpose input when the modem interface is not used.

MSR[7]: CD Input Status

CD# (active high, logical 1). Normally this bit is the compliment of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the MCR register. The CD# input may be used as a general purpose input when the modem interface is not used.

4.10 Scratch Pad Register (SPR) - Read/Write

REV. 2.3.1

This is a 8-bit general purpose register for the user to store temporary data. The content of this register is preserved during sleep mode but becomes 0xFF (default) after a reset or a power off-on cycle.

Enhanced Mode Select Register (EMSR)

This register replaces SPR (during a Write) and is accessible only when FCTR[6] = 1.

EMSR[1:0]: Receive/Transmit FIFO Count (Write-Only)

When Scratchpad Swap (FCTR[6]) is asserted, EMSR bits 1-0 controls what mode the FIFO Level Counter is operating in.

FCTR[6] EMSR[0] Scratchpad is EMSR[1] 0 Х Χ Scratchpad RX FIFO Counter Mode 1 0 0 TX FIFO Counter Mode 1 0 1 1 1 0 RX FIFO Counter Mode Alternate RX/TX FIFO 1 1 1 Counter Mode

TABLE 12: SCRATCHPAD SWAP SELECTION

During Alternate RX/TX FIFO Counter Mode, the first value read after EMSR bits 1-0 have been asserted will always be the RX FIFO Counter. The second value read will correspond with the TX FIFO Counter. The next value will be the RX FIFO Counter again, then the TX FIFO Counter and so on and so forth.

EMSR[7:2]: Reserved

4.12 FIFO Level Register (FLVL) - Read-Only

The FIFO Level Register replaces the Scratchpad Register (during a Read) when FCTR[6] = 1. Note that this is not identical to the FIFO Data Count Register which can be accessed when LCR = 0xBF.

FLVL[7:0]: FIFO Level Register

This register provides the FIFO counter level for the RX FIFO or the TX FIFO or both depending on EMSR[1:0]. See Table 12 for details.

4.13 Baud Rate Generator Registers (DLL and DLM) - Read/Write

The concatenation of the contents of DLM and DLL gives the 16-bit divisor value which is used to calculate the baud rate:

Baud Rate = (Clock Frequency / 16) / Divisor

See MCR bit-7 and the baud rate table also.

Device Identification Register (DVID) - Read Only

This register contains the device ID (0x10 for XR16C850). Prior to reading this register, DLL and DLM should be set to 0x00.

4.15 Device Revision Register (DREV) - Read Only

This register contains the device revision information. For example, 0x01 means revision A. Prior to reading this register, DLL and DLM should be set to 0x00.

Trigger Level / FIFO Data Count Register (TRG) - Write-Only

User Programmable Transmit/Receive Trigger Level Register.

TRG[7:0]: Trigger Level Register

These bits are used to program desired trigger levels when trigger Table-D is selected. FCTR bit-7 selects between programming the RX Trigger Level (a logic 0) and the TX Trigger Level (a logic 1).

4.17 FIFO Data Count Register (FC) - Read-Only



This register is accessible when LCR = 0xBF. Note that this register is not identical to the FIFO Level Register which is located in the general register set when FCTR bit-6 = 1.

FC[7:0]: FIFO Data Count Register

Transmit/Receive FIFO Count. Number of characters in Transmit (FCTR[7] = 1) or Receive FIFO (FCTR[7] = 0) can be read via this register.

4.18 Feature Control Register (FCTR) - Read/Write

This register controls the XR16C2850 new functions that are not available in ST16C550 or ST16C650A.

FCTR[1:0]: Auto RTS Hysteresis

User selectable RTS# hysteresis levels for hardware flow control application. After reset, these bits are set to "0" to select the next trigger level for hardware flow control. See Table 5 for more details.

FCTR[2]: IrDa RX Inversion

- Logic 0 = Select RX input as encoded IrDa data (Idle state will be logic 0).
- Logic 1 = Select RX input as inverted encoded IrDa data (Idle state will be logic 1)

FCTR[3]: Auto RS-485 Direction Control

- Logic 0 = Standard ST16C550 mode. Transmitter generates an interrupt when transmit holding register becomes empty and transmit shift register is shifting data out.
- Logic 1 = Enable Auto RS485 Direction Control function. The direction control signal, RS485 pin, changes its output logic state from low to high one bit time after the last stop bit of the last character is shifted out. Also, the Transmit interrupt generation is delayed until the transmitter shift register becomes empty. The RS485 output pin will automatically return to a logic low when a data byte is loaded into the TX FIFO.

FCTR[5:4]: Transmit/Receive Trigger Table Select

See Table 10 for more details.

TABLE 13: TRIGGER TABLE SELECT

FCTR Bit-5	FCTR Bit-4	TABLE
0	00	Table-A (TX/RX)
0	· @ ?	Table-B (TX/RX)
W.	0 0	Table-C (TX/RX)
00100	70,	Table-D (TX/RX)

FCTR[6]: Scratchpad Swap

- Logic 0 = Scratch Pad register is selected as general read and write register. ST16C550 compatible mode.
- Logic 1 = FIFO Count register (Read-Only), Enhanced Mode Select Register (Write-Only). Number of characters in transmit or receive FIFO can be read via scratch pad register when this bit is set. Enhanced Mode Select Register is selected when it is written into.



FCTR[7]: Programmable Trigger Register Select

- Logic 0 = Registers TRG and FC selected for RX.
- Logic 1 = Registers TRG and FC selected for TX.

4.19 Enhanced Feature Register (EFR)

Enhanced features are enabled or disabled using this register. Bit 0-3 provide single or dual consecutive character software flow control selection (see **Table 14**). When the Xon1 and Xon2 and Xoff1 and Xoff2 modes are selected, the double 8-bit words are concatenated into two sequential characters. Caution: note that whenever changing the TX or RX flow control bits, always reset all bits back to logic 0 (disable) before programming a new setting.

EFR[3:0]: Software Flow Control Select

Single character and dual sequential characters software flow control is supported. Combinations of software flow control can be selected by programming these bits.

EFR BIT-3 EFR BIT-2 EFR BIT-1 EFR BIT-0 TRANSMIT AND RECEIVE SOFTWARE FLOW CONTROL CONT-1 CONT-0 CONT-3 CONT-2 0 0 No TX and RX flow control (default and reset) 0 0 0 Х Х No transmit flow control 1 0 Х X Transmit Xon1, Xoff1 0 1 Х OX. Transmit Xon2, Xoff2 1 1 Χ X Transmit Xon1 and Xon2, Xoff1 and Xoff2 0 Х Χ No receive flow control Χ Χ Receiver compares Xon1, Xoff1 Χ Х Receiver compares Xon2, Xoff2 0 Transmit Xon1, Xoff1 1 Receiver compares Xon1 or Xon2, Xoff1 or Xoff2 0 1 Transmit Xon2, Xoff2 Receiver compares Xon1 or Xon2, Xoff1 or Xoff2 1 1 Transmit Xon1 and Xon2, Xoff1 and Xoff2, Receiver compares Xon1 and Xon2, Xoff1 and Xoff2 0 1 No transmit flow control, Receiver compares Xon1 and Xon2, Xoff1 and Xoff2

TABLE 14: SOFTWARE FLOW CONTROL FUNCTIONS

EFR[4]: Enhanced Function Bits Enable

Enhanced function control bit. This bit enables IER bits 4-7, ISR bits 4-5, FCR bits 4-5, and MCR bits 5-7 to be modified. After modifying any enhanced bits, EFR bit-4 can be set to a logic 0 to latch the new values. This feature prevents legacy software from altering or overwriting the enhanced functions once set. Normally, it is recommended to leave it enabled, logic 1.

- Logic 0 = modification disable/latch enhanced features. IER bits 4-7, ISR bits 4-5, FCR bits 4-5, and MCR bits 5-7 are saved to retain the user settings. After a reset, the IER bits 4-7, ISR bits 4-5, FCR bits 4-5, and MCR bits 5-7 are set to a logic 0 to be compatible with ST16C550 mode (default).
- Logic 1 = Enables the above-mentioned register bits to be modified by the user.



EFR[5]: Special Character Detect Enable

- Logic 0 = Special Character Detect Disabled (default).
- Logic 1 = Special Character Detect Enabled. The UART compares each incoming receive character with data in Xoff-2 register. If a match exists, the receive data will be transferred to FIFO and ISR bit-4 will be set to indicate detection of the special character. Bit-0 corresponds with the LSB bit of the receive character. If flow control is set for comparing Xon1, Xoff1 (EFR [1:0]= '10') then flow control and special character work normally. However, if flow control is set for comparing Xon2, Xoff2 (EFR[1:0]= '01') then flow control works normally, but Xoff2 will not go to the FIFO, and will generate an Xoff interrupt and a special character interrupt, if enabled via IER bit-5.

EFR[6]: Auto RTS Flow Control Enable

RTS# output may be used for hardware flow control by setting EFR bit-6 to logic 1. When Auto RTS is selected, an interrupt will be generated when the receive FIFO is filled to the programmed trigger level and RTS de-asserts to a logic 1 at the next upper trigger level or hysteresis level. RTS# will return to a logic 0 when FIFO data falls below the next lower trigger level. The RTS# output must be asserted (logic 0) before the auto RTS can take effect. RTS# pin will function as a general purpose output when hardware flow control is disabled.

- Logic 0 = Automatic RTS flow control is disabled (default).
- Logic 1 = Enable Automatic RTS flow control.

EFR[7]: Auto CTS Flow Control Enable

Automatic CTS Flow Control.

- Logic 0 = Automatic CTS flow control is disabled (default).
- Logic 1 = Enable Automatic CTS flow control. Data transmission stops when CTS# input de-asserts to logic 1. Data transmission resumes when CTS# returns to a logic 0.

Software Flow Control Registers (XOFF1, XOFF2, XON1, XON2) - Read/Write

ata arns to .OFF1, XO nable software in the data she may be made in the later than the later tha These registers are used as the programmable software flow control characters xoff1, xoff2, xon1, and xon2. For more details, see Table 6.



TABLE 15: UART RESET CONDITIONS

REGISTERS	RESET STATE
DLL	Bits 7-0 = 0xXX
DLM	Bits 7-0 = 0xXX
RHR	Bits 7-0 = 0xXX
THR	Bits 7-0 = 0xXX
IER	Bits 7-0 = 0x00
FCR	Bits 7-0 = 0x00
ISR	Bits 7-0 = 0x01
LCR	Bits 7-0 = 0x00
MCR	Bits 7-0 = 0x00
LSR	Bits 7-0 = 0x60
MSR	Bits 3-0 = Logic 0 Bits 7-4 = Logic levels of the inputs inverted
SPR	Bits 7-0 = 0xFF
EMSR	Bits 7-0 = 0x00
FLVL	Bits 7-0 = 0x00
EFR	Bits 7-0 = 0x00
XON1	Bits 7-0 = 0x00
XON2	Bits 7-0 = 0x00
XOFF1	Bits 7-0 = 0x00
XOFF2	Bits 7-0 = 0x00
Afc 10	Bits 7-0 = 0x00
I/O SIGNALS	RESET STATE
e day was	Logic 1
OP#	Logic 1 (Intel Bus Mode)
OP2#	Logic 1
RTS#	Logic 1
DTR#	Logic 1
RXRDY#	Logic 1 (Intel Bus Mode) Three-State Condition (PC Mode)
TXRDY#	Logic 0 (Intel Bus Mode) Three-State Condition (PC Mode)
INT	Logic 0 (Intel Bus Mode) Three-State Condition (PC Mode)



ABSOLUTE MAXIMUM RATINGS

Power Supply Range	7 Volts
Voltage at Any Pin	GND-0.3 V to 7 V
Operating Temperature	-40° to +85°C
Storage Temperature	-65° to +150°C
Package Dissipation	500 mW

TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)

Thermal Resistance (48-TQFP)	theta-ja =59°C/W, theta-jc =16°C/W
Thermal Resistance (44-PLCC)	theta-ja = 50°C/W, theta-jo = 21°C/W

ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

UNLESS OTHERWISE NOTED: TA=0° TO 70°C (-40° TO +85°C FOR INDUSTRIAL GRADE PACKAGE), VCC = 2.97V TO 5.5V 5.5V

SYMBOL	PARAMETER		LIMITS 3.3V		LIMITS 5.0V		Conditions
O T MIBOL	1 AKAMETEK	MIN	MAX	MIN	MAX	Units	CONDITIONS
V_{ILCK}	Clock Input Low Level	0-0.3	0.6	-0.5	0.6	V	
V _{IHCK}	Clock Input High Level	2.4	VCC	3.0	VCC	V	
V _{IL}	Input Low Voltage	0-0.3	8.0	-0.5	0.8	V	
V _{IH}	Input High Voltage (top mark date code of "EC YYWW" and older)	2.0	VCC	2.2	VCC	V	
V _{IH}	Input High Voltage (top mark date code of "F2 YYWW and newer)	2.0	5.5	2.2	5.5	V	
V _{OL}	Output Low Voltage				0.4	V	I _{OL} = 6 mA
V _{OL}	Output Low Voltage		0.4			V	I _{OL} = 4 mA
V _{OH}	Output High Voltage			2.4		V	I _{OH} = -6 mA
V _{OH}	Output High Voltage	2.0				V	I _{OH} = -1 mA
I _{IL}	Input Low Leakage Current		±10		±10	uA	
I _{IH}	Input High Leakage Current		±10		±10	uA	
C _{IN}	Input Pin Capacitance		5		5	pF	
I _{CC}	Power Supply Current		2.7		4	mA	
I _{SLEEP}	Sleep Current		30		50	uA	See Test 1

Test 1: The following inputs should remain steady at VCC or GND state to minimize sleep current: A0-A2, D0-D7, IOR#, IOW#, CS# and modern inputs. Also, RX input must idle at logic 1 state while in sleep mode. In mixed voltage environments, where the voltage at any of the inputs of the 651 is lower than its VCC supply voltage, the sleep current will be higher than the maximum values given here.



AC ELECTRICAL CHARACTERISTICS

 $TA=0^{\circ}$ to $70^{\circ}C$ (- 40° to + $85^{\circ}C$ for industrial grade package), VCC is 2.97V to 5.5V, 70 pF Load where applicable

Sympol	PARAMETER		IITS BV	LIMITS 5.0V		Unit
SYMBOL	PARAMETER	Min	MAX	MIN	WAX	UNIT
CLK	Clock Pulse Duration	45		30		ns
osc	Crystal Frequency (top mark date code "EC YYWW" and older)		8		24	MHz
OSC	Crystal Frequency (top mark date code "F2 YYWW" and newer)		16		24	MHz
OSC	External Clock Frequency (top mark date code "EC YYWW" and older)		22	3	33	MHz
OSC	External Clock Frequency (top mark date code "F2 YYWW" and newer)	1100	22		36	MHz
TAS	Address Setup Time (AS# tied to GND)	5		0		ns
TAH	Address Hold Time (AS# tied to GND) (top mark date code of "EC YYWW" and older)	10		5		ns
TAH	Address Hold Time (AS# tied to GND) (top mark date code of "F2 YYWW" and newer)	0		0		ns
TCS	Chip Select Width	75		50		ns
TRD	IOR# Strobe Width	75		50		ns
TDY	Read/Write Cycle Delay	75		50		ns
TRDV	Data Access Time		35		25	ns
TDD	Data Disable Time	0	25	0	15	ns
TWR	IOW# Strobe Width	75		50		ns
TDS1	Data Setup Time (AS# tied to GND)	20		15		ns
TDH1	Data Hold Time (AS# tied to GND)	5		5		ns
T _{ASW}	Address Strobe Width	75		50		ns
T _{AS1}	Address Setup Time (AS# used)	5		5		ns
T _{AH1}	Address Hold Time (AS# used)	10		5		ns
T _{AS2}	Address Setup Time (AS# used)	5		5		ns
T _{AH2}	Address Hold Time (AS# used)	10		5		ns
T _{CS1}	Delay from Chip Select to AS#	5		5		ns
T _{CSH}	Delay from AS# to Chip Select	10		5		ns
T _{CS2}	Delay from AS# to Chip Select	5		5		ns
T _{RD1}	Delay from AS# to Read	10		5		ns



AC ELECTRICAL CHARACTERISTICS

 $TA=0^{\circ}$ to $70^{\circ}C$ (-40° to +85°C for industrial grade package), VCC is 2.97V to 5.5V, 70 pF Load where applicable

0	Papaveren		IITS	LIMITS 5.0V		11
SYMBOL	PARAMETER	MIN	3V Max	5.0 Min	V Max	UNIT
T _{RD2}	Delay from Chip Select to IOR#	10	IIIAX	5	MAX	ns
T _{DIS}	Delay from IOR# to DDIS#	20		10		ns
T _{WR1}	Delay from AS# to IOW#	10		5		ns
T _{DS2}	Data Setup Time (AS# used)	20		15		ns
T _{DH2}	Data Hold Time (AS# used)	5		5		ns
	Address Setup Time (PC Mode)	· 1 0	Y. 16	5		ns
T _{AS3}		6, 16	, O.			113
T _{RD3}	Delay from AEN# to IOR#	10	S	5		ns
T _{RD4}	Delay from IOR# to AEN#	710		5		ns
T _{WR2}	Delay from AEN# to IOW#	10		5		ns
T _{WR3}	Delay from IOW# to AEN#	5		5		ns
T _{DS3}	Data Setup Time (PC Mode)	20		15		ns
T _{DH3}	Data Hold Time (PC Mode)	5		5		ns
TWDO	Delay From IOW# To Output		75		50	ns
TMOD	Delay To Set Interrupt From MODEM Input		75		50	ns
TRSI	Delay To Reset Interrupt From JOR#		75		50	ns
TSSI	Delay From Stop To Set Interrupt		1		1	Bclk
TRRI	Delay From IOR# To Reset Interrupt.		75		50	ns
TSI	Delay From Stop To Interrupt		75		50	ns
TINT	Delay From Initial INT Reset To Transmit Start	8	24	8	24	Bclk
TWRI	Delay From IOW# To Reset Interrupt		75		50	ns
TSSR	Delay From Stop To Set RXRDY#		1		1	Bclk
TRR	Delay From IOR# To Reset RXRDY#		75		50	ns
TWT	Delay From IOW# To Set TXRDY#		75		50	ns
TSRT	Delay From Center of Start To Reset TXRDY#		8		8	Bclk
TRST	Reset Pulse Width	40		40		ns
N	Baud Rate Divisor	1	2 ¹⁶ -1	1	2 ¹⁶ -1	-
Bclk	Baud Clock		16X			Hz



FIGURE 17. CLOCK TIMING




FIGURE 18. MODEM INPUT/OUTPUT TIMING






FIGURE 19. DATA BUS READ TIMING IN INTEL BUS MODE WITH AS# TIED TO GND




FIGURE 20. DATA BUS WRITE TIMING IN INTEL BUS MODE WITH AS# TIED TO GND






FIGURE 21. DATA BUS READ TIMING IN INTEL BUS MODE USING AS#




FIGURE 22. DATA BUS WRITE TIMING IN INTEL BUS MODE USING AS#






FIGURE 23. DATA BUS READ TIMING IN PC MODE




FIGURE 24. DATA BUS WRITE TIMING IN PC MODE






FIGURE 25. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE]




FIGURE 26. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE]






FIGURE 27. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA DISABLED]




FIGURE 28. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA ENABLED]




FIGURE 29. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE DISABLED]






FIGURE 30. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE ENABLED]





PACKAGE DIMENSIONS (48 PIN TQFP - 7 X 7 X 1 mm)




Note: The control dimension is the millimeter column

	Ø INC	HES	MILLIN	METERS	
SYMBOL	MIN	MAX	MIN	MAX	
NO NO	0.039	0.047	1.00	1.20	
A12	0.002	0.006	0.05	0.15	
A2 (0.037	0.041	0.95	1.05	
В	0.007	0.011	0.17	0.27	
С	0.004	0.008	0.09	0.20	
D	0.346	0.362	8.80	9.20	
D1	0.272	0.280	6.90	7.10	
е	0.020 BSC		0.50	BSC	
L	0.018	0.030	0.45	0.75	
α	0°	7°	0°	7°	



PACKAGE DIMENSIONS (44 PIN PLCC)



Note: The control dimension is the millimeter column

	INC	HES 1	MILLIN	IETERS	
SYMBOL	MIN	MAX	MIN	MAX	
Α	0.165	0.180	4.19	4.57	
A1	0.090	0.120	2.29	3.05	
A2	0.020		0.51		
NB 0	0.013	0.021	0.33	0.53	
B	0.026	0.032	0.66	0.81	
9 C 10	0.008	0.013	0.19	0.32	
O O	0.685	0.695	17.40	17.65	
D1	0.650	0.656	16.51	16.66	
D ₂	0.590	0.630	14.99	16.00	
D ₃	0.50	0 typ.	12.7	0 typ.	
е	0.050) BSC	1.27 BSC		
H ₁	0.042	0.056	1.07	1.42	
H ₂	0.042	0.048	1.07	1.22	
R	0.025	0.045	0.64	1.14	



REVISION HISTORY

DATE	REVISION	DESCRIPTION
February 2000	Rev 1.0.0	Initial datasheet.
April 2002	Rev 2.0.0	Changed to standard style format. Internal Registers are described in the order they are listed in the Internal Register Table. Clarified timing diagrams. Corrected Auto RTS Hysteresis table. Renamed Rclk (Receive Clock) to Bclk (Baud Clock) and timing symbols. Added T_{AH} , T_{CS} and OSC.
January 2003	Rev 2.1.0	Changed to single column format. Added Factory Test Mode description and work-around.
May 2003	Rev 2.1.1	Corrected patent number on first page.
June 2003	Rev 2.2.0	Added and Updated Device Status in Ordering Information: 40-pin PDIP and 52-pin QFP are discontinued.
March 2004	Rev 2.3.0	Devices with top mark date code of "F2 YYWW" and newer have 5V tolerant inputs (except for XTAL1) and have 0 ns address hold time (T _{AH}). Factory test mode entry (SEE"FACTORY TEST MODE" ON RAGE 1) was improved and DREV register was updated to 0x06. In addition, the packages are now in Green Molding Compound.
August 2005	Rev 2.3.1	Removed discontinued packages (40-pin PDIP and 52-pin QFP) from Ordering Information.
	40	Removed discontinued packages (40-pin PDIR and 52-pin QFP) from Ordering Information. NOTICE right to make changes to the products contained in this publication in order to or reliability. EXAR Corporation assumes no responsibility for the use of any ys no license under any patent or other right, and makes no representation that
improve design circuits describe the circuits are	tree of patent i	right to make changes to the products contained in this publication in order to reliability. EXAR Corporation assumes no responsibility for the use of any ys no license under any patent or other right, and makes no representation that right from the second and schedules contained here in are only for illustrationing upon a user's specific application. While the information in this publication

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2005 EXAR Corporation

Datasheet August 2005.

Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.



TABLE OF CONTENTS

GENERAL DESCRIPTION	
FEATURES	
APPLICATIONS	
FIGURE 1. BLOCK DIAGRAM	
FIGURE 2. PINOUTS IN INTEL BUS MODE AND PC MODE, TQFP AND PLCC PACKAGES	
PIN DESCRIPTIONS	
Intel Bus Mode Interface. The SEL pin is connected to VCC	3
ORDERING INFORMATION	
PC Mode Interface Signals. Connect SEL pin to GND to select PC Mode	5
MODEM OR SERIAL I/O INTERFACE	
ANCILLARY SIGNALS	
1.0 PRODUCT DESCRIPTION	8
2.0 FUNCTIONAL DESCRIPTIONS	9
2.1 HOST DATA BUS INTERFACE	9
FIGURE 3. XR16C850 INTEL BUS INTERCONNECTIONS	g
FIGURE 4. XR16C850 PC MODE INTERCONNECTIONS	
2.2 PC MODE	27 10
TABLE 1: PC MODE INTERFACE ON-CHIP ADDRESS DECODER AND INTERRUPT SELECT	ON
FIGURE 5. PC MODE INTERFACE IN AN EMBEDDED APPLICATION	
FIGURE 6. XR16C850 16-BIT BUS INTERFACE	
2.4 5-VOLT TOLERANT INPUTS	
2.5 DEVICE RESET	11
2.6 DEVICE IDENTIFICATION AND REVISION	11
2.7 INTERNAL REGISTERS	
2.8 DMA MODE	
TABLE 2: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE	12
2.9 INTERRUPTS	
TABLE 3: INTERRUPT OUTPUT FUNCTIONS	
FIGURE 7. TYPICAL OSCILLATOR CONNECTIONS	
2.10 CRYSTAL OSCILLATOR OR EXTERNAL CLOCK	
2.11 PROGRAMMABLE BAUD RATE GENERATOR	
FIGURE 8. BAUD RATE GENERATOR	
2.12 TRANSMITTER	
2.12.1 TRANSMITTER	
2.12.2 TRANSMITTER OPERATION IN NON-FIFO MODE	
FIGURE 9. TRANSMITTER OPERATION IN NON-FIFO MODE	
2.12.3 TRANSMITTER OPERATION IN FIFO MODE	
FIGURE 10. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE	
2.13 RECEIVER	
2.13.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY	
FIGURE 11. RECEIVER OPERATION IN NON-FIFO MODE FIGURE 12. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE	
2.14 AUTO RTS (HARDWARE) FLOW CONTROL	
2.15 AUTO RTS HYSTERESIS	
TABLE 5: AUTO RTS HYSTERESIS	
2.16 AUTO CTS (HARDWARE) FLOW CONTROL	
FIGURE 13. AUTO RTS AND CTS FLOW CONTROL OPERATION	
2.17 AUTO XON/XOFF (SOFTWARE) FLOW CONTROL	
Table 6: Auto Xon/Xoff (Software) Flow Control	
2.18 SPECIAL CHARACTER DETECT	
2.19 AUTO RS485 HALF-DUPLEX CONTROL	
FIGURE 14. AUTO RS-485 HALF-DUPLEX CONTROL	
2.20 INFRARED MODE	
FIGURE 15. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING 2.21 SLEEP MODE WITH AUTO WAKE-UP	
2.22 INTERNAL LOOPBACK	
FIGURE 16. INTERNAL LOOPBACK	
FIGURE 10. INTERNAL EGGI BAGILLI	47

X EXAR

3.0 UART INTERNAL REGISTERS	
TABLE 7: XR16C850 UART INTERNAL REGISTERS	
TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1	
4.0 INTERNAL REGISTER DESCRIPTIONS	
4.1 RECEIVE HOLDING REGISTER (RHR) - READ- ONLY	
4.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY	
4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE	
4.3.1 IER VERSUS RECEIVE FIFO INTERRUPT MODE OPERATION	
4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION	
4.4 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY	
4.4.1 INTERRUPT GENERATION:	
TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL	
4.5 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY	30
TABLE 10: TRANSMIT AND RECEIVE FIFO TRIGGER TABLE AND LEVEL SELECTION	32
4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE	
TABLE 11: PARITY SELECTION	33
4.7 MODEM CONTROL REGISTER (MCR) OR GENERAL PURPOSE OUTPUTS CONTROL - READ/WRIT	TE 34
4.8 LINE STATUS REGISTER (LSR) - READ ONLY	35
4.8 LINE STATUS REGISTER (LSR) - READ ONLY	36
4.10 SCRATCH PAD REGISTER (SPR) - READ/WRITE	36
4.11 ENHANCED MODE SELECT REGISTER (EMSR)	37
TABLE 12: SCRATCHPAD SWAP SELECTION	37
4.12 FIFO LEVEL REGISTER (FLVL) - READ-ONLY	
4.13 BAUD RATE GENERATOR REGISTERS (DLL AND DLM) - READ/WRITE	
4.14 DEVICE IDENTIFICATION REGISTER (DVID) - READ ONLY	37
4.15 DEVICE REVISION REGISTER (DREV) - READ ONLY	
4.16 TRIGGER LEVEL / FIFO DATA COUNT REGISTER (TRG). WRITE-ONLY	
4.17 FIFO DATA COUNT REGISTER (FC) - READ-ONLY	
TABLE 13: TRIGGER TABLE SELECT	39
Table 14: Software Flow Control Functions	39
4.20 SOFTWARE FLOW CONTROL REGISTERS (XOFF1, XOFF2, XON1, XON2) - READ/WRITE	40
TABLE 15: UART RESET CONDITIONS	41
TABLE 15: UART RESET CONDITIONS	42
TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)	
ELECTRICAL CHARACTERISTICS	
DC ELECTRICAL CHARACTERISTICS	42
AC ELECTRICAL CHARACTERISMOS	43
TA=00 TO 700C (-400 TO +850C FOR INDUSTRIAL GRADE PACKAGE), VCC IS 2.97V TO 5.5V, 70 PF LOAD	
APPLICABLE	
FIGURE 17. CLOCK TIMING FIGURE 18. MODEM INDUSTRUIT TIMING	45
FIGURE 18. MODEM INPUT OUT FUT TIMING	
FIGURE 20. DATA BUS WRITE TIMING IN INTEL BUS MODE WITH AS# TIED TO GND	
FIGURE 22. DATA BUS WRITE TIMING IN INTEL BUS MODE USING AS#	
FIGURE 21. DATA BUS READ TIMING IN INTEL BUS MODE USING AS#	
FIGURE 24. DATA BUS WRITE TIMING IN PC MODE	
FIGURE 23. DATA BUS READ TIMING IN PC MODE	
Figure 25. Receive Ready & Interrupt Timing [Non-FIFO Mode]	
FIGURE 26. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE]	
FIGURE 28. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA ENABLED]	
Figure 29. Transmit Ready & Interrupt Timing [FIFO Mode, DMA Mode Disabled]	51
FIGURE 30. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE ENABLED]	51
PACKAGE DIMENSIONS (48 PIN TQFP - 7 x 7 x 1 mm)	
PACKAGE DIMENSIONS (44 PIN PLCC)	53
TABLE OF CONTENTS	1