

Quad Channel Digital PWM/PFM Programmable Power Management System

Rev. 1.0.2

February 2019

GENERAL DESCRIPTION

The <u>XRP7724</u> is a quad channel Digital Pulse Width Modulated (DPWM) Step down (buck) controller. A wide 4.75V to 5.5V and 5.5V to 25V input voltage dual range allows for single supply operation from standard power rails.

With integrated FET gate drivers, two LDOs for standby power and a 105kHz to 1.23MHz independent channel to channel programmable constant operating frequency, the XRP7724 reduces overall component count and solution footprint and optimizes conversion efficiencies. A selectable digital Pulse Frequency Mode (DPFM) capable of better than 80% efficiency at light current load and low operating current allow for portable and Energy Star compliant applications. Each XRP7724 output channel is individually programmable as low as 0.6V with a resolution as fine as 2.5mV, and configurable for precise soft start and soft stop sequencing, including delay and ramp control.

The XRP7724 operations are fully controlled via a SMBus-compliant I²C interface allowing for advanced local and/or remote reconfiguration full performance monitoring and reporting as well as fault handling.

Built-in independent output over voltage, over temperature, over-current and under voltage lockout protections insure safe operation under abnormal operating conditions.

The XRP7724 is offered in a RoHS compliant, "green"/halogen free 44 pin TQFN package.

APPLICATIONS

- Servers
- Base Stations
- Switches/Routers
- Broadcast Equipment
- Industrial Control Systems
- Automatic Test Equipment
- Video Surveillance Systems

FEATURES

- Quad Channel Step-down Controller
 - Digital PWM 105kHz-1.23MHz Operations
 - Individual Channel Frequency Selection
 - Patented digital PFM with Ultrasonic mode
 - Patented Over Sampling Feedback
 - Ointegrated MOSFET Drivers
 - Programmable 5 coefficient PID control

475V to 25V Input Voltage

4.75V-5.5V and 5.5V-25V Input Ranges 0.6V to 5.5V Output voltage

SMBus Compliant - I²C Interface

- Full Power Monitoring and Reporting
- 3 x 15V Capable PSIO + 2 x GPIOs
- Full Start/Stop Sequencing Support
- Built-in Thermal, Over-Current, UVLO and Output Over-Voltage Protections
- On Board 5V and 3.3V Standby LDOs
- On Board Non-volatile Memory
- Supported by PowerArchitect[™] Design Tool Version 5 (PA5)

Not Recommended for New Designs (Suggested Alternate: XRP7714)

XRP7724



Programmable Power Management System

Rev. 1.0.2



MAXLINEAR




 Image: constrained and constrai



Quad Channel Digital PWM/PFM Programmable Power Management System

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

VCCD, LDO5, LDO3_3, GLx, VOUTx0.3V to 7.0V	
ENABLE, 5V_EXT0.3V to 7.0V	
GPIO0/1, SCL, SDA 6.0V	
PSIOs Inputs, BFB 18V	
DVDD, AVDD 2.0V	
VCC	5 0
LX#1V to 28V	
BSTx, GHxVLXx + 6V	
Storage Temperature	
Power Dissipation	
Lead Temperature (Soldering, 10 sec)	Nº NY
ESD Rating (HBM - Human Body Model) 2kV	
le la	́ А`
ELECTRICAL SPECIFICATIONS	Insci
Specifications with standard type are for an Operating Junction Ten Operating Junction Temperature range are denoted by a • ". Minir	

OPERATING RATINGS

Input Voltage Range V _{CC}	5.5V to 25V
Input Voltage Range V _{CC} = LDO5	4.75V to 5.5V
VOUT1, 2, 3, 4	5.5V
Junction Temperature Range	40°C to 125°C
JEDEC Thermal Resistance θ_{JA}	30.2°C/W



Operating Junction Temperature range are denoted by \mathbf{T}^{\bullet} ". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_3 = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise indicated, $V_{CC} = 5.5V$ to 25V, 5V EXT open. Note that in cases where there is a discrepancy in values shown in this section and other sections of the datasheet, the values in the Electrical Specification section shall be deemed correct and supersede the other values.

QUIESCENT CURRENT

QUIESCENT CURRENT		or	orde			
Parameter	Min.	Typ.	Max.	Units		Conditions
VCC Supply Current in SHUTDOWN	20	10	20	μA	E	N = 0V, VCC = 12V
ENABLE Turn On Threshold	0.82	1	0.95	V	V	/CC = 12V Enable Rising
ENABLE Pin Leakage Current	\$	6	10	μA	E	N=5V
	-10			μA	E	N=0V
VCC Supply Current in STANDBY	ant	440	600	μΑ	G	.DO3_3 disabled, all channels disabled GPIOs programmed as inputs /CC=12V,EN = 5V
VCC Supply Current 2ch PFM		3.1		mA	5	c channels on set at 5V, VOUT forced to 5.1V, no load, non-switching, Ultra-sonic off, VCC=12 V, No I^2C activity.
VCC Supply Current 4ch PFM		4.0		mA	5	channels on set at 5V, VOUT forced to 5.1V, no load, non-switching, Ultra-sonic off, VCC=12V, No I^2C activity.
VCC Supply Current ON		18		mA		All channels enabled, Fsw=600kHz, gate Irivers unloaded, No I ² C activity.





Programmable Power Management System

INPUT VOLTAGE RANGE AND UNDERVOLTAGE LOCKOUT

Parameter	Min.	Тур.	Max.	Units		Conditions
VCC Banga	5.5		25	V	•	
VCC Range	4.75		5.5	V	٠	With VCC connected to LDO5

VOLTAGE FEEDBACK ACCURACY AND OUTPUT VOLTAGE SET POINT RESOLUTION

Parameter	Min.	Тур.	Max.	Units		Conditions
VOUT Regulation Accuracy	-5		5	mV		$0.6 \leq \text{VOUT} \leq 1.6 \text{V}$
Low Output Range	-20		20	mV	•	0.0 \$ 0001 \$ 1.00
0.6V to 1.6V	-7.5		7.5	mV		$0.6 \leq \text{VOUT} \leq 1.6 \text{V}$
PWM Operation	-22.5		22.5	mV	•	VCC = LDO5
VOUT Regulation Accuracy	-15		15	mV		$0.6 \leq \text{VOUT} \leq 3.2 \text{V}$
Mid Output Range	-45		45	mV	•	0.0 3 0001 3 3.20
0.6V to 3.2V	-20		20	mV	2	0.6 ≤ VOUT ≤ 3.2V
PWM Operation	-50		50	mV 👌	•	CC = LDO5
VOUT Regulation Accuracy	-30		30	mV		$0.6 \leq \text{VOUT} \leq 5.5 \text{V}$
High Output Range	-90		90	mV	$\mathbf{\tilde{\mathbf{A}}}$	0.0 2 0001 2 3.30
0.6V to 5.5V	-40		40	mV)	$0.6 \leq \text{VOUT} \leq 4.2 \text{V}, \text{VIN} = 5 \text{V}$
PWM Operation	-100		100	mV	•	VCC = LDO5
VOUT Regulation Range	0.6		5.5 🗸		•	Without external divider network
VOUT Native Set Point Resolution		12.5 25 50	5	e my		Low Range Mid Range High Range
VOUT Fine Set Point Resolution ¹		2.5 5 10	under	mv		Low Range Mid Range High Range
VOUT Input Resistance		120 90 75	lo del	kΩ		Low Range Mid Range High Range
VOUT Input Resistance in PFM Operation	, uch	10 1 0.67	N. N	MΩ		Low Range Mid Range High Range
Power Good and OVP Set Point Range (from set point)	-155 -310 -620	st not	157.5 315 630	mV		Low Range Mid Range High Range
Power Good and OVP Set Point Accuracy	-5 -10 -20		5 10 20	mV		Low Range Mid Range High Range
BFB Set Point Range	9		16	V		
BFB Set Point Resolution	' 0'	1		V		
BFB Accuracy	-0.5		0.5	V		

Note 1: Fine Set Point Resolution not available in PFM





Programmable Power Management System

CURRENT AND AUX ADC (MONITORING ADCs)

Parameter	Min.	Тур.	Max.	Units		Conditions
	-3.75	±1.25	3.75	mV		Low Range (≤120mV) Note 2
Current Sense Accuracy	-10		10	mV	•	-60mV applied
Current Sense Accuracy	-5	±2.5	5	mV		High Range (≤280mV)
	-12.5		+12.5	mV	•	-150mV
Current Sense ADC INL		+/-0.4		LSB		
DNL		0.27				
Current Limit Set Point		1.25		mV		Low Range (≤120mV)
Resolution and Current Sense ADC Resolution		2.5		mV		High Range (≤280mV)
	-120		20	mV		Low Range (<120mV)
Current Sense ADC Range	-280		40	mV		High Range (≰280mV)
VOUT ADC Resolution		15 30 60		mV		Low Range Mid Range High Range
VOUT ADC Accuracy	-1		1	LSB	0	
VCC ADC Range	4.6		25	V		Note 3
UVLO WARN SET	4.4		4.72	V		OVLO WARN set point 4.6V, VCC = LDO5
UVLO WARN CLEAR	4.4		4.72	V	0	UVLO WARN set point 4.6V, VCC = LDO5
UVLO FAULT SET (Note 4)	4.2		4.55	V	2	UVLO FAULT set point 4.4V, VCC = LDO5
VCC ADC Resolution		200		mV	N C	
VCC ADC Accuracy	-1		1	LSB	S	Vin <= 20V
Die Temp ADC Resolution		5	J,	°C	0	
Die Temp ADC Range	-44		156	C C		Output value is in Kelvin

Note 2: Final test limits are ±2.5mV or ±2 LSB Note 3: Although Range of VCC ADC is technically 0V to 25V, below 4.55 the LDO5 hardware UVLO may have tripped. Note 4: This test ensures an UVLO FAULT flag will be given before the LDO5 hardware UVLO trips. 0 C 0

Q.

10

LINEAR REGULATORS

					-	
Parameter	Min.	Тур.	Max.	Units		Conditions
LDO5 Output Voltage	4.85	5.0	5.15	V	•	$5.5V \le VCC \le 25V$ $0mA < I_{LD050UT} < 130mA, LD03_3 Off$
0	X 9	6				
LDO5 Current Limit	135	155	180	mA	•	LDO5 Fault Set
LDO5 UVLO	4.74			V	•	VCC Rising
LDO5 PGOOD Hysteresis		375		mV		VCC Falling
LDO5 Bypass Switch Resistance	.0	1.1	1.5	Ω		
Bypass Switch Activation Threshold	2.5		2.5	%	•	V5EXT Rising, % of threshold setting
Bypass Switch Activation Hysteresis		150		mV		V5EXT Falling
LDO3_3 Output Voltage	3.15	3.3	3.45	V	•	$4.6V \le LDO5 \le 5.5V$ $0mA < I_{LDO3_3OUT} < 50mA$
LDO3_3 Current Limit	53		85	mA	•	LDO3_3 Fault Set
Maximum total LDO loading during ENABLE start-up			30	mA		ENABLE transition from logic low to high. Once LDO5 in regulation above limits apply.





Programmable Power Management System

PWM GENERATORS AND OSCILLATOR

Parameter	Min.	Тур.	Max.	Units	Conditions
Switching Frequency (fsw) Range	105		1230	kHz	Steps defined in table
fsw Accuracy	-5		5	%	
CLOCK IN Synchronization Frequency	20	25.7	31	MHz	When synchronizing to an external clock (Range 1)
CLOCK IN Synchronization Frequency	10	12.8	15.5	MHz	When synchronizing to an external clock (Range 2)

GPIOs⁵

Parameter	Min.	Тур.	Max.	Units	Conditions
Input Pin Low Level			0.8	V	
Input Pin High Level	2.0			V	
Input Pin Leakage Current			1	μA 👌	
Output Pin Low Level			0.4	V V	Isink = 1mA
Output Pin High Level	2.4			X	I _{SOURCE} = 1mA
Output Pin High Level		3.3	3.6	V	Isource = 0mA
Output Pin High-Z leakage Current (GPIO pins only)			10	μĄ	
Maximum Sink Current			1	mA	Open Drain Mode
I/O Frequency			30	MHZ	

Note 5: 3.3V CMOS logic compatible, 5V tolerant.

PSIOs⁶

Note 5: 3.3V CMOS logic compat	ible, 5V tole	erant.	5.0	. 6	
PSIOs ⁶					
Parameter	Min.	Тур.	Max	Units	Conditions
Input Pin Low Level		0.0	0.8	V	
Input Pin High Level	2.0 🏓	<u> </u>	0	V	
Input Pin Leakage Current			1	μA	
Output Pin Low Level	0		0.4	V	I _{SINK} = 3mA
Output Pin High Level	orne	10	15	V	Open Drain. External pull-up resistor to user supply
Output Pin High-Z leakage Current (PSIO pins only)	2 0 0	N ,	10	μA	
I/O Frequency	6 %		5	MHz	
I/O Frequency	<u><u> </u></u>		5	MHz	

Note 6: 3.3V/5.0V CMOS logic compatible, maximum rating of 15.0V



Programmable Power Management System

SMBUS (I2C) INTERFACE

Parameter	Min.	Тур.	Max.	Units	Conditions
Input Pin Low Level, VIL			0.3 VIO	V	VIO = 3.3 V ±10%
Input Pin High Level, VIH	0.7 VIO			V	VIO = 3.3 V±10%
Hysteresis of Schmitt Trigger inputs, V _{hys}	0.05 VIO			V	VIO = 3.3 V±10%
Output Pin Low Level (open drain or collector), V _{OL}			0.4	V	I _{SINK} = 3mA
Input leakage current	-10		10	μA	Input is between 0.1 VIO and 0.9 VIO
Output fall time from V_{IHmin} to V_{ILmax}	20 + 0.1 Cb		250	ns	With a bus capacitance (Cb)from 10 pF to 400 pF
Internal Pin Capacitance			1	рF	

GATE DRIVERS

Ime driver output stage Maximum Programmable Dead Tsw Time Tsw Programmable Dead Time Gara	Parameter	Min.	Тур.	Max.	Units 🔪		Conditions
GH, GL Pall Time 11 As As GH, GL Pall Time 11 As As GH, GL Pull-Up On-State Output Resistance 4 5 Ω As GH, GL Pull-Down On-State Output Resistance 2 Q As As GH, GL Pull-Down Resistance in Off-Mode 50 kΩ VCC = VCCD = 0V. Bootstrap diode forward resistance 50 NS 1nF of gate capacitance. Minimum On Time 125 ns 1nF of gate capacitance. Minimum Programmable Dead Time Ts Ns Does not include dead time variation fror driver output stage Tsw=switching period Programmable Dead Time 50 Ns Tsw Tsw	GH, GL Rise Time		17		ns 🕜		At 10,000/ of full cools, 1pE C.
Resistance459GH, GL Pull-Down On-State Output Resistance222GH, GL Pull-Down Resistance in Off-Mode50kΩVCC = VCCD = 0V.Bootstrap diode forward resistance90Ω@ 10mAMinimum On Time50ns1nF of gate capacitance.Minimum Off Time125ns1nF of gate capacitanceMinimum Programmable Dead Time20ns1nF of gate capacitanceMaximum Programmable Dead Time750ns1nF of gate capacitance	GH, GL Fall Time		11		ns	5	At 10-90% of full scale, THE Cload
Resistance459GH, GL Pull-Down On-State Output Resistance222GH, GL Pull-Down Resistance in Off-Mode50kΩVCC = VCCD = 0V.Bootstrap diode forward resistance90Ω@ 10mAMinimum On Time50ns1nF of gate capacitance.Minimum Off Time125ns1nF of gate capacitanceMinimum Programmable Dead Time20ns1nF of gate capacitanceMaximum Programmable Dead Time750ns1nF of gate capacitance					All of	5	
Output Resistance2244GH, GL Pull-Down Resistance in Off-Mode50kΩVCC = VCCD = 0V.Bootstrap diode forward resistance90Ω@ 10mABootstrap diode forward resistance50ns1nF of gate capacitance.Minimum On Time50ns1nF of gate capacitance.Minimum Off Time125ns1nF of gate capacitance.Minimum Programmable Dead Time70nsDoes not include dead time variation from driver output stage Tsw=switching periodProgrammable Dead Time07nsTsw			4	5	ß		
Off-Mode S0 K2 VCC = VCCD = 0V. Bootstrap diode forward resistance 9 Ω @ 10mA Minimum On Time 50 ns 1nF of gate capacitance. Minimum Off Time 125 ns 1nF of gate capacitance Minimum Programmable Dead Time 20 ns Does not include dead time variation fror driver output stage Tsw Programmable Dead Time 7 ns Does not include dead time variation fror driver output stage			2	2.5	0 00	•	
resistance 9 6 52 @ 10mA Minimum On Time 50 ns 1nF of gate capacitance. Minimum Off Time 125 ns 1nF of gate capacitance. Minimum Programmable Dead 125 ns Does not include dead time variation from driver output stage Maximum Programmable Dead Tsw Tsw Tsw=switching period Programmable Dead Time 007 ns Does not include dead time variation from driver output stage			50	N OC	kΩ		VCC = VCCD = 0V.
Minimum Off Time 125 ns 1nF of gate capacitance Minimum Programmable Dead 0 0 ns Does not include dead time variation from driver output stage Maximum Programmable Dead 0 Tsw Tsw=switching period Programmable Dead Time 0 0 ns			8	10, 61	Ω		@ 10mA
Minimum Programmable Dead Value ns Does not include dead time variation from driver output stage Maximum Programmable Dead Value Tsw Tsw=switching period Programmable Dead Time Value Value Tsw=switching period	Minimum On Time		50		ns		1nF of gate capacitance.
Time Does not include dead time variation from driver output stage Maximum Programmable Dead Tsw Time Tsw Programmable Dead Time Go 7	Minimum Off Time	<u>k</u>	125	0	ns		1nF of gate capacitance
Maximum Programmable Dead Tsw Tsw=switching period Time Programmable Dead Time Programmable Dead Tsw		JUC	20		ns		Does not include dead time variation from
		10 ne	T <i>s</i> w				
	Programmable Dead Time Adjustment Step	8.9.	0607		ps		





Programmable Power Management System

BLOCK DIAGRAM





Fig. 3: XRP7724 LDO Block Diagram



Programmable Power Management System

PIN ASSIGNMENT



PIN DESCRIPTION

Name	Pin Number	Description
VCC	41	Input voltage. Place a decoupling capacitor close to the controller IC. This input is used in UVLO fault generation.
DVDD	16	1.80 supply input for digital circuitry. Connect pin to AVDD. Place a decoupling capacitor close to the controller IC.
VCCD1-2 VCCD3-4	23,34	Gate Drive supply. Two independent gate drive supply pins where pin 34 supplies drivers 1 and 2 and pin 23 supplies drivers 3 & 5. One of the two pins must be connected to the LDO5 pin to enable two power rails initially. It is recommended that the other VCCD pin be connected to the output of a 5V switching rail(for improved efficiency or for driving larger external FETs), if available, otherwise this pin may also be connected to the LDO5 pin. A bypass capacitor (>1uF) to PAD is recommended for each VCCD pin with the pin(s) connected to LDO5 with shortest possible length of etch.
AGND	2	Analog ground pin. This is the small signal ground connection.
GL_RTN1- GL_RTN4	39,33, 28,22	Ground connection for the low side gate driver. This should be routed as a signal trace with GL. Connect to the source of the low side MOSFET.
GL1-GL4	38,32, 27,21	Output pin of the low side gate driver. Connect directly to the gate of an external N-channel MOSFET.
GH1-GH4	36,30, 25,19	Output pin of the high side gate driver. Connect directly to the gate of an external N-channel MOSFET.





Programmable Power Management System

Name	Pin Number	Description
LX1-LX4	37,31, 26,20	Lower supply rail for the GH high-side gate driver. Connect this pin to the switching node at the junction between the two external power MOSFETs and the inductor. These pins are also used to measure voltage drop across bottom MOSFETs in order to provide output current information to the control engine.
BST1-BST4	35,29, 24,18	High side driver supply pin(s). Connect BST to the external capacitor as shown in the Typical Application Circuit on page 2. The high side driver is connected between the BST pin and LX pin and delivers the BST pin voltage to the high side FET gate each cycle.
GPI0-GPIO1	9,10	These pins can be configured as inputs or outputs to implement custom flags, power good signals, enable/disable controls and synchronization to an external clock.
PSIO0-PSIO2	13,14,15	Open drain, these pins can be used to control external power MOSFETs to switch loads on and off, shedding the load for fine grained power management. They can also be configures as standard logic outputs or inputs just as any of the GPIOs can be configured, but as open drains require an external pull-up when configured as outputs.
SDA, SCL	11,12	SMBus/I ² C serial interface communication pins
VOUT1-VOUT4	5,6,7,8	Connect to the output of the corresponding power stage. The output is sampled at least once every switching cycle
LDO5	44	Output of a 5V LDO. This is a micro power LDO that can remain active while the rest of the IC is in shutdown. This LDO is also used to power the internal Analog Blocks.
LDO3_3	1	Output of the 3.3V standby LDO. This is a micro power LDO that can remain active while the rest of the IC is in shutdown
ENABLE	40	If ENABLE is pulled high or allowed to float high, the chip is powered up (logic is reset, registers configuration loaded, etc.) The pin must be held low for the XRP7724 to be placed into shutdown.
BFB	42	Input from the 15V output created by the external boost supply. When this pin goes below a pre-defined threshold, a pulse is created on the low side drive to charge this output back to the original level. If not used, this pin should be connected to GND.
DGND	17	Digital ground pin. This is the logic ground connection, and should be connected to the ground plane close to the PAD.
CPLL	3	Connect to a 2.2nF capacitor to GND.
V5EXT	43	External 5V that can be provided. If one of the output channels is configured for 5V, then this voltage can be fed back to this pin for reduced operating current of the chip and improved efficiency.
AVDD	4	Output of the internal 1.8V LDO. A decoupling capacitor should be placed between AVDD and AGND close to the chip.
PAD	45	This is the die attach paddle, which is exposed on the bottom of the part. Connect externally to the ground plane.

ORDERING INFORMATION

Part Number	Junction Temperature Range	Lead-Free	Package	Packing Method	I ² C Default Address		
XRP7724ILB-F	100C 4 T 4 1250C	Yes ⁽²⁾	44-pin TQFN	Tray	0x28 (7Bit)		
XRP7724ILBTR-F	-40°C ≤ T₃ ≤ +125°C			Tape & Reel	UX26 (7 DIL)		
XRP7724EVB-DEMO-2	XRP7724 Evaluation Board						
XR77XXEVB-XCM-V62	Configuration Module						
XRP7724EVB-DEMO-2-KITA	Includes XRP7724EVB-DEMO-2 Evaluation Board, XRP77XXEVB-XCM-V62 Configuration Module and PowerArchitect™ Software						

NOTES:

- 1. Refer to <u>www.exar.com/XRP7724</u> for most up-to-date Ordering Information.
- 2. Visit <u>www.exar.com</u> for additional information on Environmental Rating.




Quad Channel Digital PWM/PFM

Programmable Power Management System

TYPICAL PERFORMANCE CHARACTERISTICS

All data taken at VCC = 12V, $T_J = T_A = 25^{\circ}$ C, unless otherwise specified - Schematic and BOM from XRP7724EVB. See XRP7724EVB-DEMO-1 Manual.



Not Recommended for New Designs (Suggested Alternate: XRP7714)

XRP7724



Quad Channel Digital PWM/PFM Programmable Power Management System




Fig. 15: Enable Threshold Over Temp



Quad Channel Digital PWM/PFM Programmable Power Management System

FEATURES AND BENEFITS

Programmable Power Benefits

• Fully Configurable

- Output set point
- Feedback compensation
- Frequency set point
- Under voltage lock out
- Input voltage measurement
- Gate drive dead time

• Reduced Development Time

- Configurable and re-configurable for different Vout, Iout, Cout, and Inductor values
- No need to change external passives for a new output specification.

Higher integration and Reliability

 Many external circuits used in the past can be eliminated significantly improving reliability.

PowerArchitect[™] Design and Configuration Software (PA5)

- Wizard quickly generates a base design
- Calculates all configuration registers
- Projects can be saved and/or recalled
- GPIOs can be configured easily and intuitively
- "Dashboard" Interface can be used for real-time monitoring and debugo

System Benefits

- Reliability is enhanced via communication with the system controller which can obtain real time data on an output voltage, input voltage and current.
- System processors can communicate with the XRP7724 directly to obtain data or make adjustments to react to circuit conditions
- A system process or could also be configured to log and analyze operating history, perform diagnostics and if required, take the supply off-line after making other system adjustments.

System Integration Capabilities

- Single supply operation
- I²C interface allows:
 - Communication with a System Controller or other Power Management devices for optimized system function
 - Access to modify or read internal registers that control or monitor:
 - Output Current
 - Input and Output Voltage
 - Soft-Start/Soft-Stop Time
 - 'Power Good'
 - Part Temperature
 - Enable/Disable Outputs
 - Over Current
 - over Voltage
 - Temperature Faults
 - Adjusting fault limits and
 - disabling/enabling faults
 - Packet Error Checking (PEC) on I²C communication

5 GPIO pins with a wide range of configurability

- Fault reporting (including UVLO Warn/Fault, OCP Warn/Fault, OVP, Temperature, Soft-Start in progress, Power Good, System Reset)
- Allows a Logic Level interface with other non-digital IC's or as logic inputs to other devices
- Frequency and Synchronization Capability
 - Selectable switching frequency between 105kHz and 1.2MHz
 - Main oscillator clock and DPWM clock can be synchronized to external sources
 - 'Master', 'Slave' and 'Stand-alone' Configurations are possible
- Internal MOSFET Drivers
 - Internal FET drivers ($4\Omega/2\Omega$) per channel
 - Built-In Automatic Dead-time adjustment
 - 30ns Rise and Fall times
- 4 Independent SMPS channels and 2 LDOs in a 7x7mm TQFN



FUNCTIONAL OVERVIEW

The XRP7724 is a quad-output digital pulse width modulation (DPWM) controller with integrated gate drivers for use with synchronous buck switching regulators. Each output voltage can be programmed from 0.6V to 5.5V without the need of an external voltage divider. The wide range of the programmable DPWM switching frequency (from 105 kHz to 1.2 MHz) enables the user to optimize for efficiency or component sizes. Since the digital regulation loop requires no external passive components, loop performance is not compromised due to external component variation or operating condition.

The XRP7724 provides a number of critical safety features, such as Over-Current Protection (OCP), Over-Voltage Protection (OVP), Over Temperature Protection (OTP) plus input Under Voltage Lockout (UVLO). In addition, a number of key health monitoring features such as warning level flags for the safety functions, Power Goods (PGOOD), etc. plus full monitoring of system voltages and currents. The above are all programmables hardware and/or readable from the SMBus and many are steerable to the GPIOs for monitoring.

For hardware communication, the XRP7724 has two logic level General Purpose Input-Output (GPIO) pins and three, 15V, open drain, Power System Input-Output (PSIO) pins, Two pins are dedicated to the SMBus data (SDA) and clock (SCL). Additional pins, include Chip Enable (Enable), Aux Boost Feedback (BFB) and External PLL Capacitor (CPLL).

In addition to providing four switching outputs, the XRP7724 also provides control for an Aux boost supply, and two stand-by linear regulators that produce 5V and 3.3V for a total of 7 customer usable supplies in a single device.

The 5V LDO is used for internal power and is also available for customer use to power

external circuitry. The 3.3V LDO is solely for customer use and is not used by the chip. There is also a 1.8V linear which is for internal use only and should not be used externally.

A key feature of the XRP7724 is its powerful power management capabilities. All four outputs are independently programmable and gives the user not only full control of the delay, ramp, and sequence during power up and power down. One can also control of how the outputs interact and power down in the event of a fault. This includes active ramp down of the output voltages to remove an output voltage as quickly as possible. Another nice feature is that the outputs can be defined and controlled as groups.

The XRP7724 has two main types of programmable memory. The first types are runtime registers that contain configuration, control and monitoring information for the chip. The second type is rewritable Non-Volatile Flash Memory (NVFM) that is used for permanent storage of the configuration data along with various chip internal functions. During power up the run time registers are loaded from the NVFM allowing for standalone operation.

The XRP7724 brings an extremely high level of functionality and performance to а programmable power system. Ever decreasing product budgets require the designer to quickly make good cost/performance tradeoffs to be truly successful. By incorporating 4 switching channels, two user LDOs, a charge pump boost controller, along with internal gate drivers, all in a single package, the XRP7724 allows for extremely cost effective power system designs. Another key cost factor to put into the cost tradeoffs, which is often overlooked, is the unanticipated Engineering Change Order (ECO). The programmable versatility of the XRP7724, along with the lack of hard wired, on board configuration components, allows for minor and major changes to be made, in circuit, on the board by simple reprogramming.

THEORY OF OPERATION

CHIP ARCHITECTURE

REGULATION LOOPS




Figure 16 shows a functional block diagram of 😣 the regulation loops for an output channel. There are four separate parallel control loops; Pulse Pulse Width Modulation (PWM) Frequency Modulation (PFM), Ultrasonic, and Over Sampling (OVS). Each of these loops is fed by the Analog Front End (AFE) as shown at the left of the diagram. The AFE consist of an input voltage scalar, a programmable Voltage Reference (Vref) DAC, Error Amplifier, and a window comparator. (Please note that the block diagram shown is simplified for ease of understanding. Some of the function blocks are common and shared by each channel by means of a multiplexer.)

PWM Loop

The PWM loop operates in Voltage Control Mode (VCM) with optional Vin feed forward based on the voltage at the VCC pin. The reference voltage (Vref) for the error amp is created by a 0.15V to 1.6V DAC that has a 12.5mV resolution. In order to get a full 0.6V to 5.5V output voltage range an input scalar is used to reduce feedback voltages for higher output voltages to bring them within the 0.15V to 1.6V control range. So for output voltages up to 1.6V

(low range) the scalar has a gain of 1. For Sutput voltages from 1.6V to 3.2V (mid range) the scalar gain is 1/2 and for voltages greater than 3.2V (high range) the gain is 1/4. This results in the low range having a reference voltage resolution of 12.5mV, mid range of 25mV and the high range having a resolution of 50mV. The error amp has a gain of 4 and compares the output voltage of the scalar to Vref to create an error voltage on its output. This is converted to a digital error term by the AFE ADC which is stored in the error register. The error register has a fine adjust function that can be used to improve the output voltage set point resolution by a factor of 5 resulting in a low range resolution of 2.5mV, mid range resolution of 5mV and a high range resolution of 10mV. The output of the error resister is then used by the Proportional Integral Derivative (PID) controller to manage the loop dynamics.

The XRP7724 PID is a 17-bit five coefficient control engine that calculates the correct duty cycle under the various operating conditions and feeds it to the Digital Pulse Width Modulator (DPWM). Besides the normal coefficients the PID also uses the Vin voltage to provide a feed forward function.



Quad Channel Digital PWM/PFM Programmable Power Management System

The XRP7724 DPWM includes a special delay timing loop that gives a timing resolution that is 16 times the master oscillator frequency (103MHz) for a timing resolution of 607ps for both the driver pulse width and dead time delays. The DWPM creates and outputs the Gate High (GH) and Gate Low (GL) signals to the driver. The maximum and minimum on times and dead time delays are programmable by configuration resisters.

To provide current information, the output inductor current is measured by a differential amplifier that reads the voltage drop across the RDS of lower FET during its on time. There are two selectable ranges, a low range with a gain of 8 for a +20mV to -120 mV range and a high range with a gain of 4 for +40mV to -280mV range. The optimum range to use will depend on the maximum output current and the RDS of the lower FET. The measured voltage is then converted to a digital value by the current ADC block. The resulting current value is stored in a readable register and als used to determine when PWM to PFM transitions long 60, should occur.

PFM mode loop

The XRP7724 has a PFM loop that can be enabled to improve efficiency at light loads. By reducing switching frequency and operating in the discontinuous conduction mode (DCM), both switching and I²R losses are minimized.

Figure 17 shows a functional diagram of the PFM logic.




Fig 17: PFM Enter/Exit Functional Diagram

The PFM loop works in conjunction with the PWM loop and is entered when the output current falls below a programmed threshold level for a programmed number of cycles. When PFM mode is entered, the PWM loop is disabled and instead, the scaled output voltage is compared to Vref with a window comparator. The window comparator has three thresholds; normal (Vref), high (Vref + %high) and low (Vref - %low). The %high and %low values are programmable and track Vref.

In PFM mode, the normal comparator is used to regulate the output voltage. If the output voltage falls below the Vref level, the comparator is activated and triggers the DPWM to start a switching cycle. When the high side FET is turned on, the inductor current ramps up which charges up the output capacitors and increasing their voltage. After the completion of the high side and low side on-times, the lower FET is turned off to inhibit any inductor reverse courrent flow. The load current then discharges the output capacitors until the output voltage fails below Vref and the normal comparator is activated this then triggers the DPWM to start the next switching cycle. The time from the end \mathfrak{M} the switching cycle to the next trigger is referred to as the dead zone. This PFM methodology ensures output voltage ripple does not increase from PWM to PFM.

When PFM mode is initially entered the switching duty cycle is the same that it was in PWM mode. The cause the inductor ripple current to be the same level that it was in PWM mode. During operation the PFM duty cycle is calculated based on the ratio of the output voltage to VCC.

If the output voltage ever goes outside the high/low windows, PFM mode is exited and the PWM loop is reactivated.

Although the PFM mode does a good job in improving efficiency at light load, at very light loads the dead zone time can increase to the point where the switching frequency can enter the audio hearing range. When this happens some components, like the output inductor and ceramic capacitors, can emit audible noise. The amplitude of the noise depends mostly on the board design and on the manufacturer and construction details of the components. Proper selection of components can reduce the sound to very low levels. In general Ultrasonic Mode



is not used unless required as it reduces light load efficiency.

Ultrasonic Mode

Ultrasonic mode is an extension of PFM to ensure that the switching frequency never enters the audible range. When this mode is entered, the switching frequency is set to 30kHz and the duty cycle of the upper and lower FETs, which are fixed in PFM mode, are decreased as required to keep the output voltage in regulation while maintaining the 30kHz switching frequency.

Under extremely light or zero load currents, the GH on time pulse width can decrease to its minimum width. When this happens, the lower FET on time is increased slightly to allow a small amount of reverse inductor to flow back into Vin to keep the output voltage in regulation while maintaining the switching frequency above the audio range.

Oversampling OVS Mode

Oversampling (OVS) mode is a feature added \mathcal{O} to the XRP7724 to improve transient responses. This mode can only be enabled when the channel switching frequency is operating in 1xfrequency mode. In OVS mode, the output voltage is sampled 4 times per switching cycle and is monitored by the AFE window comparator. If the voltage goes outside the set high or low limits, the OVS control electronics can immediately modify the pulse width of the GH or GL drivers to respond accordingly, without having to wait for the next cycle to start. OVS has two types of response depending on whether the high limit is exceeded during an unloading transient (Over Voltage), or the low limit is exceeded during a loading transient (Under Voltage).

Under Voltage OVS: If there is an increasing current load step, the output voltage will drop until the regulator loop adapts to the new conditions to return the voltage to the correct level. Depending on where in the switching cycle the load step happens there can be a delay of up to one switching cycle before the control loop can respond. With OVS enabled if output voltage drops below the lower level, an immediate GH pulse will be generated and sent

to the driver to increase the output inductor current toward the new load level without having to wait for the next cycle to begin. If the output voltage is still below the lower limit at the beginning of the next cycle, OVS will work in conjunction with the PID to insert additional GH pulses to quickly return the output voltage back within its regulation band. The result of this system is transient response capabilities on par or exceeding those of a constant on-time control loop.

XRP7724

Over Voltage VS: When there is a step load current decrease the output voltage will increase (bump) up) as the excess inductor current that is no longer used by the load, flows into the output capacitors causing the output voltage to rise. The voltage will continue to rise until the inductor current decreases to the new load current. With OVS enabled, if the output Voltage exceeds the high limit of the window comparator, a blanking pulse is generated to truncate the GH signal. This causes inductor current to immediately begin decreasing to the new load level. The GH will continue to be blanked until the output voltage falls below the High limit. Again, since the output voltage is sampled at four times the switching frequency, over shoot will be decreased and the time required to get back into the regulation band is also decreased.

OVS can be used in conjunction with both the PWM and PFM operating modes. When it is activated it can noticeably decrease output voltage excursions when transitioning between PWM and PFM modes.

INTERNAL DRIVERS

The internal high and low gate drivers use totem pole FETs for high drive capability. They are powered by two external 5V power pins (VCCD1-2) and (VCCD3-4), VCCD1-2 powers the drivers for channels 1 and 2 and VCCD3-4 powers channels 3 and 4. The drivers can be powered by the internal 5V LDO by connecting their power pins to the LDO5 output through an RC filter to avoid conducted noise back into the analog circuitry.

To minimize power dissipation in the 5V LDO it is recommended to power the drivers from an external 5V power source either directly or by



using the V5EXT input. Good quality 1uF to 4.7uF capacitors should be connected directly between the power pins to ground to optimize driver performance and minimize noise coupling to the 5V LDO supply.

The driver outputs should be connected directly to their corresponding output switching FETs, with the Lx output connected to the drain of the lower FET for the best current monitoring accuracy.

See ANP-32 "Practical Layout Guidelines for Power^{XR} Designs".

LDOs

The XRP7724 has two internal Low Drop Out (LDO) linear regulators that generate 5.0V (LDO5) and 3.3V (LDO3_3) for both internal and external use. Additionally it also has a 1.8V regulator that supplies power for the XRP7724 internal circuits. Figure 3 shows a block diagram of the linear power supplies. LDO5 is the main power input to the device and is supplied by an external 5.5V to 25V.

(VCC) supply. The output of LDO5 should be bypassed by a good quality capacitor connected between the pin and ground close to the device.

The 5V output is used by the XRP7724 as a standby power supply and is also used to power the 3.3V and 1.8V linear regulators inside the chip and can also supply power to the 5V gate drivers. The total output current that the 5V LDO can provide is 130mA. The XRP7724 consumes approximately 20mA and the rest is shared between LDO3_3 and the gate drive currents. *During initial power up, the maximum external load should be limited to 30mA.*

XRP7724

The 3.3V LDO output available on the LDO3_3 pin is solely for customer use and is not used internally. This supply may be turned on or off by the configuration registers. Again a good bypass capacitor should be used.

The AVDD pin is the 1.8V regulator output and needs to be connected externally to the DVDD pin on the device. A good quality capacitor should be connected between this pin and ground close to the package.

For operation with a VCC of 4.75V to 5.5V, the LDO5 output needs to be connected directly to VCC on the board.




Fig 18 XRP7724 Timing Block Diagram

Figure 18 shows a simplified block diagram of the XRP7724 timings. Again, please note that the function blocks and signal names used are chosen for ease of understanding and do not necessarily reflect the actual design.





The system timings are generated by a 103MHz internal system clock (Sys_Clk). There are two ways that the 103 MHz system clock can be generated. These include an internal oscillator and a Phase Locked Loop (PLL) that is synchronized to an external clock input. The basic timing architecture is to divide the Sys_Clk down to create a fundamental switching frequency (Fsw_Fund) for all the output channels that is settable from 105kHz to 306kHz. The switching frequency for a channel (Fsw_CHx) can then be selected as 1 times, 2 times or 4 times the fundamental switching frequency.

To set the base frequency for the output channels a "Fsw_Set" value representing the base frequency shown in Table 1, is entered into the switching frequency configuration register (Fsw_Set is basically equal to the base frequency times 256). The system timings are then created by dividing down Sys_Clk to produce a base frequency clock, 2X and 4X times the base frequency clocks, and sequencing timing to position the output channels relative to each other. Each output channel then has its own frequency multiplier register that is used to select its final output switching frequency.

Table 1 shows the available channel switching frequencies for the XRP7724 device. In practice the PowerArchitect^T design tool handles all the details and the user only has to enter the fundamental switching frequency and the 1x, 2x, 4x frequency multiplier for each channel.

If an external clock is used, the frequencies in this table will shift accordingly.

105.5 211.1 422.1 107.3 214.6 429.2 109.1 218.2 436.4 111.0 222.0 444.0 112.9 225.9 451.8 115.0 229.9 459.8 117.0 234.1 468.2 119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 49.9 279.9 559.8 143.1 286.1 572.2 46.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 627.0 314.0 628.0	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
112.9 225.9 451.8 115.0 229.9 459.8 117.0 234.1 468.2 119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
115.0 229.9 459.8 117.0 234.1 468.2 119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
115.0 229.9 459.8 117.0 234.1 468.2 119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 143.1 286.1 572.2 143.1 286.1 572.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
119.2 238.4 476.9 121.5 242.9 485.8 123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
123.8 247.6 495.2 126.2 252.5 504.9 128.8 257.5 515.0 131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
126.2 252.5 504.9 128.8 257.5 515.0 1314 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
128.8 257.5 515.0 1314 262.8 525.5 1341 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
131.4 262.8 525.5 134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
134.1 268.2 536.5 137.0 273.9 547.9 139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
37.0273.9547.9139.9279.9559.8143.1286.1572.2146.3292.6585.2149.7299.4598.8153.3306.5613.1157.0314.0628.0	
139.9 279.9 559.8 143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
143.1 286.1 572.2 146.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
446.3 292.6 585.2 149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
149.7 299.4 598.8 153.3 306.5 613.1 157.0 314.0 628.0	
153.3 306.5 613.1 57.0 314.0 628.0	
<u>157.0</u> 314.0 628.0	
643.8	
165.1 330.1 660.3	
169.4 338.8 677.6	
174.0 348.0 695.9	
178.8 357.6 715.3	
183.9 367.9 735.7	
189.3 378.7 757.4	
195.1 390.2 780.3	
201.2 402.3 804.7	
207.7 415.3 830.6	
214.6 429.2 858.3	
222.0 444.0 887.9	
229.9 459.8 919.6	
238.4 476.9 953.7	
247.6 495.2 990.4	
257.5 515.0 1030.0	
268.2 536.5 1072.9	
279.9 559.8 1119.6	
292.6 585.2 1170.5	
<u>306.5</u> 613.1 1226.2	

Table 1





SUPERVISORY AND CONTROL

Power system design with XRP7724 is accomplished using PowerArchitect[™] design tool version 5 (PA5). All figures referenced in the following sections are taken from PA5. Furthermore, the following sections reference I²C commands. For more on these commands please refer to ANP-38.

DIGITAL I/O

XRP7724 has two General Purpose Input Output (GPIO) and three Power System Input Output (PSIO) user configurable pins.

Digital I/O

C.C.V.S.Y.C.S.	nnel Configuration			Invert
GPIO 0	General Input	•	Triggers Interrupt, Read state with GPIO_READ_GPIO I2C Command	
GPIO 1	General Input	•	Triggers Interrupt, Read state with GPIO_READ_GPIO I2C Command	
PSIO 0	General Input	•	Triggers Interrupt, Read state with GPIO_READ_GPIO I2C Command	
PSIO 1	General Input	•	Triggers Interrupt, Read state with GPIO_READ_GPIO I2C Command	
PSIO 2	General Input	•	Triggers Interrupt, Read state with GPIO_READ_GPIO I2C Command	

- GPIOs are 3.3V CMOS logic compatible
- drain and require external pull up resistor. These I/Os are 3.3V and 5V The CMOS logic compatible, and 5V • PSIO configured as outputs are open

The polarity of the GPIO/PSIO pins is set in PA5 or with an I²C command.

Configuring GPIO/PSIOs

The following functions can be controlled from or forwarded to any GPIO/PSIO:

General Input	•
General Output	
General Input	
Power Group Enable	
Power Channel Enable	
I2C Address Bit	
Power OK	
ResetOut	
Low Vcc	
Interrupt	

• General Output - set with an I2C command

- General Input triggers an interrupt; state read with an I2C command
- Power Group Enable - controls enabling and disabling of Group 1 and Group 2
- Power Channel Enable controls enabling and disabling of a individual channel including LDO3.3
- I²C Address Bit controls an I2C address bit
- Power QK 🛬 indicates that selected channels have reached their target levels the last time it was powered up. Multiple channel selection is available in which case the resulting signal is the AND logic Minction of all channels selected

ResetOut – is delayed Power OK. Delay is programmable in 1msec increments with the range of 0 to 255 msecs

- Low Vcc indicates when Vcc has fallen below the UVLO fault threshold and when the UVLO condition clears (Vcc voltage rises above the UVLO warning level)
- Interrupt the controller generated interrupt selection and clearing is done through I²C commands

Interrupt, Low Vcc, Power OK and ResetOut signals can only be forwarded to a single GPIO/PSIO.

In addition, the following are functions that are unique to GPIO0 and GPIO1.

GPIO 0	General Input 👻
	General Output
	General Input
	Power Group Enable
	Power Channel Enable
	I2C Address Bit
	Power OK
	ResetOut
	Low Vcc
	Interrupt
	HW Flags
	External Clock-In

HW Flags - these are hardware monitoring functions forwarded to GPIO0 only. The functions include Under-Voltage Warning, Over- Temperature Warning, Over-Voltage



Fault, Over-Current Fault and Over -Current Warning for every channel. Multiple selection is available in which case the resulting signal is the OR logic function

			Under-voltage warning	Over-re	mp warnin	ig
GPIO 0	HW Flags	•	Over-Voltage Fault: CH1	CH2	CH3	CH4
			Over-Current Fault: VCH1	CH2	CH3	CH4
			Over-Current Warning: CH1	CH2	CH3	CH4

• External Clock-in – enables the controller to lock to an external clock including one from another XRP7724 applied to the GPIO0 pin. There are two ranges of clock frequencies the controller accepts, selectable by a user

GPIO 1	General Input 🔹
	General Output
	General Input
	Power Group Enable
	Power Channel Enable
	I2C Address Bit
	Power OK
	ResetOut
	Low Vcc
	Interrupt
	HW Power Good
	External Clock-Out

• **HW Power Good** – the Power Good hardware monitoring function. It can be forwarded to GPIO1 voltage monitoring function that Os a hardware comparison of channel output voltage against its user defined Power Good threshold limits (Power Good minimum and maximum levels). . It has no hysteresis. Multiple channel selection is available in which case theresulting signal is the AND logic function of all channels selected.

HW Power Good

Power Good:
CH1
CH2
CH3
CH4 GPIO 1

• The Power Good minimum and maximum levels are expressed as percentages of the target voltage.

0.91 PGood Max (%) PGood Min (%) 0.91

 "PGood Max" is the upper window and "PGood Min" is the lower window. The minimum and maximum for each of these values can be calculated by the following equation:

XRP7724

$$PGOOD(\%) = \frac{N * LSB(mV)}{Vtarget(V) * 10}$$

- Where N =1 to 63 for the PGOOD Max value and N=1 to 62 for the PGOOD Min value. For example, with the target voltage of 1.5V and set point resolution of 2.5mV (LSB), the Power Good min and max values can cange from 0.17% to 10.3% and 0.17% to 10.5% respectively. A user can effectively double the values by changing to the next higher output voltage range setting, but at the expense of reduced set point resolution.
- External Clock-out clock sent out through GPIO1 for synchronizing with another XRP7724 (see the clock out section for more information).

There are seven different types of fault

- Voltage Lockout (UVLO) monitors voltage supplied to the Vcc pin and will cause the controller to shutdown all channels if the supply drops to critical levels.
- Over Temperature Protection (OTP) monitors temperature of the chip and will cause the controller to shutdown all channels if temperature rises to critical levels.
- Over Voltage Protection (OVP) monitors regulated voltage of a channel and will cause the controller to react in a user specified way if the regulated voltage surpasses threshold level.
- Over Current Protection (OCP) monitors current of a channel and will cause the controller to react in a user specified way if the current level surpasses threshold level.
- Start-up Time-out Fault monitors if a channel gets into regulation in a user defined time period



Quad Channel Digital PWM/PFM

Programmable Power Management System

- LDO5 Over Current Protection (LDO5 OCP) monitor current drawn from the regulator and will cause the controller to be reset if the current exceeds LDO5 limit (155mA typical).
- LDO3.3 Over Current Protection (LDO3.3 OCP) monitors current drawn from the regulator and will cause the controller to shut down the regulator if the current exceeds LDO3.3 current limit (65mA typical).

UVLO

Both UVLO warning and fault levels are user programmable and set at 200mV increments in PA5.

UVLO Warning (V) 6.00

UVLO Fault (V) 5.60

When the warning level is reached the controller will generate the UVLO_WARNING_EVENT interrupt. In addition, the host can be informed about the event through HW Flags on GPIO0 (see the Digital I/O section).

When an under voltage fault condition occurs, the XRP7724 outputs are shutdown and the UVLO_FAULT_ACTIVE_EVENT interrupt is generated. In addition, the host can be informed by forwarding the Low Vcc signal to any GPIO/PSIO (see the Digital I/O section). This signal transitions when the UVLO fault occurs. When coming out of the fault, rising Vcc crossing the UVLO fault level will trigger the UVLO_FAULT_INACTIVE_EVENT interrupt.

Once UVLO condition clears (Voc voltage rises Above or TO the user defined UVLO warning level), the Low Vcc signal will transition and the controller will be reset.

A special attention needs to be paid in the case when Vcc = LDO5 = 4.75V to 5.5V. Since the input voltage ADC resolution is 200mV, the UVLO warning and fault set points are coarse for a 5V input. Therefore, setting the warning level at 4.8V and the fault level at 4.6V may result in the outputs not re-enable until a full 5.0V is reached on Vcc. Setting the warning level to 4.6v and the fault level at 4.4V would likely make UVLO handing as desired, however, below 4.6V the device has a hardware UVLO on LDO5 to ensure proper shutdown of the internal circuitry of the controller. This means the 4.4V UVLO fault level will never occur. A special test has been added to ensure that if UVLO FAULT will

ОТР

User defined OTP warning, fault and restart levels are set at 5°C increments in PA5.



OTP Fault (°C) 125.0

OTP Restart Threshold (°C) 105.0

When the warning level is reached the controller will generate the TEMP WARNING_EVENT interrupt. In addition, the host can be informed about the event through HW Flags on GPIO0 (see the Digital I/O section).

When an OTP fault condition occurs, the XRP7724 outputs are shutdown and the TEMP_OVER_EVENT interrupt is generated.

Once temperature reaches a user defined OTP Restart Threshold level, the TEMP_UNDER_EVENT interrupt will be generated and the controller will reset.

OVP

A user defined OVP fault level is set in PA5 and is expressed in percentages of a regulated target voltage.



Resolution is the same as for the target voltage (expressed in percentages). The OVP minimum and maximum values are calculated by the following equation where the range for N is 1 to 63:

$$OVP(\%) = \frac{N * LSB(mV)}{Vtarget(V) * 10}$$

When the OVP level is reached and the fault is generated, the host will be notified by the SUPPLY_FAULT_EVENT interrupt generated by the controller. The host then can use an I2C command to check which channel is at fault.

In addition, OVP fault can be monitored through GPIO0.




Quad Channel Digital PWM/PFM Programmable Power Management System

A user can choose one of three options on how to react to an OVP event: to shutdown the faulting channel, to shut down faulting channel and to perform auto-restart of the channel, or to restart the chip.

Channel Fault Actions

Channel 1	Shutdown Channel 👻
Channel 2	Shutdown Channel Shutdown and Auto-restart Channel Restart Chip
Channel 3	Shutdown Channel 🔹
Channel 4	Shutdown Channel 🔹

In the case of shutting down the faulting channel and auto-restarting, the user has an option to specify startup timeout (the time in which the fault is validated) and hiccup timeout (the period after which the controller will try to restart the channel) periods in 1 msec increments with a maximum value of 255 msec.



Note: a channel will share a response to an OVP or OCP event.

ОСР

A user defined OCP fault level is set with 1mA increments in PA5. PA5 uses calculations to give the user the approximate DC output current entered in the current limit field. However the actual current limit trip value programmed into the part is limited to 280mV as defined in the electrical characteristics. The maximum value the user can program is limited by Rdson of the synchronous Power FET and current monitoring ADC range. For example, using a synchronous FET with Rdson

of $30m\Omega$, using the wider ADC range, the maximum current limit programmed would be:

$$OCP Max(A) = \frac{280mV}{30m\Omega} = 9.33A$$

The current is sampled approximately 30ns before the low side MOSFET turns off, so the actual measured DC output current in this example would be 9.33A plus approximately half the inductor ripple.

An OCP Fault is considered to have occurred only if the fault threshold has been tripped in 4 consecutive switching cycles. When the switching frequency is using the 4x multiplier, the current is sampled only every other cycle. As a result it can take as many as 8 switching cycles for an over current event to be detected. When operating in 4x mode inductors with a soft saturation characteristic are recommended.

When the OCP level is reached and the fault is generated, the host will be notified by the SUPPLY_FAULT_EVENT interrupt generated by the controller. The host then can use an I2C command to check which channel is at fault.

In addition, OCP fault can be monitored through HW Flags on GPIO0. The host can also monitor OCP warning flag through HW Flags on GPIO0. The OCP warning level is calculated by PowerArchitect[™] as 85% of the OCP fault level.

A user can choose one of three options on how to react to an OCP event: to shutdown the faulting channel, to shut down faulting channel and to perform auto-restart of the channel, or to restart the chip.

The output current reported by the XRP7724 is processed through a 7 sample median filter in order to reduce noise. The OCP limit is compared against unfiltered ADC output.



Quad Channel Digital PWM/PFM Programmable Power Management System

Channel Fault Actions

Channel 1	Shutdown Channel 👻
Channel 2	Shutdown Channel Shutdown and Auto-restart Channel Restart Chip
Channel 3	Shutdown Channel 🔹
Channel 4	Shutdown Channel 🔹

In the case of shutting down the faulting channel and auto-restarting, the user has an option to specify startup timeout (the time in which the fault is validated) and hiccup timeout (the period after which the controller will try to restart the channel) periods in 1 msec increments with a maximum value of 255 msec.

Note: a channel will share a response to an OCP or OVP event.

Start-up Time-out Fault

A channel will be at Start-up Time-out Fault if it does not come-up in a time period specified in the "Startup Timeout" box. In addition a channel is at Start-up Timeout Fault if in prebias configuration voltage is a defined value too close to the target.

When the fault is generated, the host will be notified by the SUPPLY FAULT_EVENT interrupt generated by the controller. The host then can use an I2C command to check which channel is at fault.

LDO5 OCP

When current is drawn from 2D05 exceeds LD05 current limit the controller gets reset.

LDO3.3 OCP

When current drawn from LDO3.3 exceeds LDO3.3 current limit the regulator gets shut down, a fault is generated, and the host will be notified by the SUPPLY_FAULT_EVENT interrupt generated by the controller. The host then can through an I2C command check which channel/regulator is at fault. Once the fault condition is removed, the host needs to turn the regulator on again.


V5EXT SWITCHOVER

The V5EXT gives a user an opportunity to supply an external 5 Volt rail to the controller in order to reduce the controller's power dissipation. The 5 Volt rail can be an independent power rail present in a system or any of 7724 channels regulated to 5 Volts (in the PFM mode in particular) and routed back to the V5EXT pin. It is important to mention that voltage to Vcc must be applied all the time even after the switchover in which case the current drawn from Vcc supply will be minimal.

If the function not used, we recommend the pin to be either grounded or left floating in conjunction with making sure the function gets disabled through register settings.

V5EXT switchover control

The function is enabled in PA5. The switchover thresholds are programmable in 50mV steps with a total range of 200mV. Hysteresis to go in out is 150mV. LDO5 automatically turns off when the external voltage is switched in and turns on when the external voltage drops below the lower threshold.



When the controller switches over to the V5EXT rail, the V5EXT_RISE interrupt is generated to inform the host. Similarly, when the controller switches out, the V5EXT_FALL interrupt gets generated.

EXTERNAL CLOCK SYNCHRONIZATION

XRP7724 can be run off an external clock available in the system or another XRP7724. The external clock must be in the ranges of 10.9MHz to 14.7MHz or 21.8MHz to 29.6MHz. Locking to the external clock is done through an internal Phase Lock Loop (PLL) which requires an external loop capacitor of 2.2nF to be connected between the CPLL pin and AGND.



In applications where this functionality is not desired, the CPLL capacitor is not necessary and can be omitted, and the pin shall be left floating. In addition, the user needs to make sure the function gets disabled through register settings.

The external clock must be routed to GPIO0. The GPIO0 setting must reflect the range of the external clock applied to it: Sys_Clock/8 corresponds to the range of 10.9MHz to 14.7MHz while Sys_Clock/4 setting corresponds to the range of 21.8Mhz to 29.6MHz.

The functionality is enabled in PA5 by selecting External Clock-in function under GPIO0.



For more on details how to monitor PLL lock inout, please contact MaxLinear or your local MaxLinear representative.

CLOCK OUT

XRP7724 can supply clock out to be used by another XRP7724 controller. The clock gets routed out through GPIO1 and can be set to system clock divided by 8 (Sys_Clock/8) or system clock divided by 4 (Sys_Clock/4) frequencies.

The functionality is enabled in PA5 by selecting External Clock-Out function under GPIO1.



CHANNEL CONTROL

		-	Fault	Status	Vout	Iout		
Channel 1	On Off	0	0		0.060 V	0.00 A	- 4ĝi-	
Channel 2	On Off	0	\circ		0.030 V	0.00 A	Channel 1 S Set Voltage	
Channel 3	On Off	\bigcirc	0		0.015 V	0.00 A	ogo	0.2000
Channel 4	On Off	0	0		0.015 V	0.00 A	- 4ĝi• ▼	
LDO 3.3	On Off	0						

Channels including LDO3.3 can be controlled independently by any GPIO/PSIO or I2C command. Channels will start-up or shut-down following transitions of signals applied to GPIO/PSIOs set to control the channels. The control can always be overridden with an I2C command.

XRP7724

Regardless whether the channels are controlled independently or are in a group, the ramp rates specified are followed (see the Power Sequencing section).

Regulated voltages and voltage drops across synchronous FET on each switching channel can be read back using x I2C commands y. The regulated voltage read back resolution is 15mV, 30mV and 60mV per LSB depending on the target voltage range. The voltage drop across synchronous FET read back resolution is 1.25mV and 2.5mV per LSB depending on the range.

Through an I2C command the host can check the status of the channels; whether they are in regulation or at fault.

Regulated voltages can be dynamically changed on switching channels using I2C commands with resolution of 2.5mV, 5mV and 10mV depending on the target voltage range (in PWM mode only).

For more information on I2C commands please contact MaxLinear or your local MaxLinear representative.

Power Sequencing

All four channels and LDO3.3 can be grouped together and as such start-up and shut-down in a user defined sequence.

Selecting none means channel(s) will not be assigned to any group and as such will be controlled independently.

Group Selection

	None	Group 0 (@ Chip Enable)	Group 1	Group 2
Channel 1	0	0	0	0
Channel 2	0	0	۲	0
Channel 3	0	0	0	۲
Channel 4	0	0	O	۲
LDO 3.3V	0	0	0	0

There are three groups:

• **Group 0** – is controlled by the chip ENABLE or I2C command. Channels assigned to this group will come up with the ENABLE signal being high, and will go down with the ENABLE signal being low. The control can



Quad Channel Digital PWM/PFM Programmable Power Management System

always be overridden with an I2C command.

- Since it is recommended to leave the ENABLE pin floating in the applications when Vcc = LDO5 = 4.75V to 5.5V, please contact MaxLinear for how to configure the channels to come up at the power up in this scenario.
- **Group 1** can be controlled by any GPIO/PSIO or I2C command. Channels assigned to this group will start-up or shutdown following transitions of a signal applied to the GPIO/PSIO set to control the group. The control can always be overridden with an I2C command.
- **Group 2** can be controlled by any GPIO/PSIO or I2C command. Channels assigned to this group will start-up or shutdown following transitions of a signal applied to the GPIO/PSIO set to control the group. The control can always be overridden with an I2C command.

Start-up

			Group	0		Gro	up 1		Group	2
	Ramp Rate (ms/V)	Order	Wait PGOOD	, Delay (ms)	Order	PG	Vait DOD? Delay (ms)	Order	Wait PGOOD	, Delay (ms)
Channel 1	5.022	0	× V	0	1		V 0	0		
Channel 2	10.045	0		0	2		0	0		0
Channel 3	5.022	0	A	0	0	A	0	1		10
Channel 4	5.022	0		0	0		0	2	📑 🗋 [0
LDO 3.3V		0		0	3				6	0.

For each channel within a group a user can specify the following start-up characteristics:

- **Ramp Rate** expressed in milliseconds per Volt. It does not apply to LDO3.3.
- Order order position of a channel to come-up within the group
- Wait PGOOD? selecting this option for a channel means the next channel in the order cannot start ramping-up until this channel reaches the target level and its Power Good flag gets asserted.
- **Delay** an additional time delay a user can specify to postpone a channel start-up with respect to the previous channel in the order. The delay is expressed in milliseconds with a range of Omsec to 255msec.

Shut-down

			Gre	oup	0		Gr	oup	1		Grou	ip 2
		Order	Stop	Wait Three	th? Delay (ms)	Order	Sto	Wait pThres	h? Delay (ms)	Order	Wa Stop Ti	hresh? Delay (ma
Channel 1	5.022	0	A V		0	1			0	0	×	0
Channel 2	10.045	0	A. V	V	0	2	A	V	0	0	A V	0
Channel 3	5.022	0	A V		0	0	A V		0	1		0
Channel 4	5.022	0	A V		0	0			0	2		0
LDO 3.3V		0	A		0	3			0	0		0

For each channel within a group a user can specify the following shut-down characteristics:

- **Ramp Rate** expressed in milliseconds per Volt. IP does not apply to LDO3.3.
- Order order position of a channel to come down within the group
- Wait Stop Thresh? selecting this option for a channel means the next channel in the order cannot start ramping-down until this channel reaches the Stop Threshold level. The stop threshold level is fixed at 600mV.
- **Delay** additional time delay a user can specify to postpone a channel shut-down with respect to the previous channel in the order. The delay is expressed in milliseconds with a range of Omsec to 255msec.

MONITORING VCC AND TEMPERATURE

Through I2C commands, the host can read back voltage applied to the Vcc pin and the die temperature respectively. The Vcc read back resolution is 200mV per LSB; the die temperature read back resolution is 5°C per LSB. For more on I2C commands please refer to ANP-38 "XRP7724 Command Set and Programming Guide".

PROGRAMMING XRP7724

XRP7724 is a FLASH based device which means its configuration can be programmed into FLASH NVM and re-programmed a number of times.

Programming of FLASH NVM is done through PA5.



Quad Channel Digital PWM/PFM Programmable Power Management System



By clicking on the Flash button, user will start programming sequence of the design configuration into the Flash NVM. After the programming sequence completes, the chip will reset (if automatically reset After Flashing box is checked), and boot the design configuration from the Flash.



For users that wish to create their own programming procedure so they can reprogram Flash in-circuit using their system software, please contact MaxLinear for a list of I2C Flash Commands needed.

During a design process a user might want to repeatedly download a design configuration onto run time registers without saving it in Flash. This is done through PA5 as well.



ENABLING XRP7724

RP7724 has a weak internal pull-up ensuring it gets enabled as soon as internal voltage supplies have ramped up and are in regulation.

Driving the Enable pin low externally will keep the controller in the shut-down mode. A simple open drain pull down is the recommended way to shut XRP7724 down.

If the Enable pin is driven high externally to control XRP7724 coming out of the shut-down mode, care must be taken in such a scenario to ensure the Enable pin is driven high after Vcc gets supplied to the controller.


In the configuration when Vcc = LDO5 = 4.75V to 5.5V, disabling the device by grounding the Enable pin is not recommended. At this time we recommend leaving the Enable pin floating and placing the controller in the "Standby Mode" instead in this scenario. The standby mode is defined as the state when all switching channels and LDO3.3 are disabled, all GPIO/PSIOs are programmed as inputs, and system clock is disabled. In this state chip consumes 440uA typical.



XRP7724

Short duration Enable pin toggled low


Short duration shutdown pulses to the ENABLE pin of the XRP7724 which does not provide sufficient time for the LDO5 voltage to fall below 3.5V can result in significant delay in reenabling of the device. Some examples below show LDO5 and ENABLE pins:



APPLICATION INFORMATION No load on LDO5, blue trace. Recovery time

THERMAL DESIGN

As a 4 channel controller with internal MOSFET drivers and 5V gate drive supply all in one 7x7mm 44pin TQFN package, there is the potential for the power dissipation to exceed the package thermal limitations. The XRP7724 has an internal LDO which supplies 5V to the internal circuitry and MOSFET drivers during startup. It is generally expected that either one of the switching regulator outputs is 5V or another 5V rail is available in the system and



Adding a 200 ohm load on LDO5 pulls voltage below 3.5 V and restart is short.

Note that as V_{CC} increases, the restart time falls as well. 5.5V input is shown as the worst case.

Since the ENABLE pin has an internal current source, a simple open drain pull down is the recommended way to shut down the XRP7724. A diode in series with a resistor between the DO5 and ENABLE pins may offer a way to more quickly pull down the LDO5 output when the ENABLE pin is pulled low.

connected to the 5V EXT pin. If there is no 5V available in the system, then the power loss will increase significantly and proper thermal design becomes critical. For lower power levels using properly sized MOSFETs, the use of the internal 5V regulator as a gate drive supply is considered appropriate.

LAYOUT GUIDELINES

Refer to application note ANP-32 "Practical Layout Guidelines for Power^{XR} Designs".






Programmable Power Management System

MECHANICAL DIMENSIONS

44-pin 7x7mm TQFN



NOTE : ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.

Drawing No.: POD-00000049

Revision: B






Programmable Power Management System

RECOMMENDED LAND PATTERN AND STENCIL

44-PIN 7x7mm TQFN





Drawing No.: POD-00000049





REVISION HISTORY

Revision	Date	Description
1.0.0	10/04/2012	Initial Release of Data Sheet
1.0.1	10/04/2012	Eliminated "Native GH, GL Rise and Fall Time" typical specification.
1.0.2	02/06/19	Updated to Maxlinear logo. Updated format and Ordering Information. Clarified VOUT Regulation Accuracy High Output Range conditions. Added missing units for ENABLE pin Leakage Current and Current Sense ADC Range. Corrected 607ns timing resolution in PWM Loop section to 607ps. Corrected pin names in LDOs section. Updated Power OK description in Configuring GPIO / PSIOs section. Updated PGOOD and OVP equation format. Added "PA5" naming to PowerArchitect™ 5.0.
Corporate Headquarter 5966 La Place Court Suite 100 Carlsbad, CA 92008 Tel.:+1 (760) 692-0711	NEAR	description in Configuring GPIO / PSIOs section. Updated PGOOD and OVP equation format. Added "PA5" naming to PowerArchitect™ 5.0.
Fax: +1 (760) 444-8598 www.maxlinear.com	ent is furnished for inform	ational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc.



Corporate Headquarters:

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY and the MaxLinear logo are all on the products sold, are all trademarks of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

© 2012 - 2019 MaxLinear, Inc. All rights reserved